RTX-51
Real-Time Multitasking Executive for the 8051 Microcontroller

User’s Guide 03.02
Preface

RTX-51 is a runtime library that, together with C51, allows real-time systems to be implemented for all processors of the 8051 family (e.g., 8051, 8052, 80515, etc.), except a few single chip processors with limited memory space, like the 8?C751 and 8?C752.

This user's manual assumes that the user is familiar with the programming of 8051 processors, experienced with the KEIL C51 high-level programming language, and has basic knowledge of real-time programming.

The following literature is recommended as an extensive introduction in the area of real-time programming:

- Deitel, H.M., Operating Systems, second edition, Addison-Wesley Publishing Company, 1990 (contains many additional literature references and is praxis-orientated)


- Richter, Lutz, Betriebssysteme, Teubner Stuttgart, 1985 (theoretical view, german language)

Manual Organization

This user’s guide is divided into eight chapters:

„Chapter 1. Overview,“ provides a brief overview on RTX-51.

„Chapter 2: Installation,“ describes the installation of RTX-51 and provides an overview on the necessary software tools.

„Chapter 3: Programming Concepts,“ describes the ways RTX-51 functions can be used by your application and how the kernel handles C51 specific aspects.

„Chapter 4: Programmer’s Reference,“ contains a detailed listing of all RTX-51 system functions including examples.

„Chapter 5: Configuration,“ describes the adaptation of RTX-51 to various members of the 8051 processor family and the system-configurable constants.

„Chapter 6: CAN Support,“ introduces the driver software for a CAN bus interface using different controller hardware.

„Chapter 7: BITBUS Support,“ introduces the driver software for a BITBUS interface using the intel 8044 on-chip controller.

„Chapter 8: Application Example,“ describes as an example the software required to control the traffic lights at an intersection.
## Contents

### Chapter 1. Overview ...........................................................................................1
  Summary of the Major System Features .........................................................2
  Tasks ...........................................................................................................2
  Interrupt System .......................................................................................3
  System Clock ............................................................................................4
  Operating Resources ..............................................................................4
  Program Example .....................................................................................4
  Example Program for a Simplified RTX-51 Application .........................5
  Compiling and Linking the Program .........................................................6
  Extract from the MAP file generated by BL51 ......................................6
  Debugging the Program ........................................................................7

### Chapter 2. Installation ....................................................................................9
  Software Requirements ...........................................................................9
  Backing Up Your Disks ........................................................................9
  Installing the Software ........................................................................9
  Directory Structure ..............................................................................10

### Chapter 3. Programming Concepts............................................................11
  Task Management ..................................................................................11
  Task States ............................................................................................11
  Task Switching ......................................................................................12
  Task Classes ..........................................................................................13
  Task Declaration ....................................................................................15
  Interrupt Management ..........................................................................17
  Methods for Interrupt Handling ........................................................17
  Handling of the 8051 Interrupt Enable Register ..................................19
  Handling of the 8051 Interrupt Priority Register ..................................20
  Declaration of C51 Interrupt Functions ...............................................20
  Task Communication ............................................................................21
  Signals ....................................................................................................21
  Wait for a Signal ....................................................................................21
  Send Signal ...........................................................................................22
  Clear Signal ...........................................................................................22
  Mailboxes ...............................................................................................22
  Mailbox Lists ........................................................................................22
  Send a Message to a Mailbox ..............................................................23
  Read a Message from a Mailbox ...........................................................24
  Semaphores ............................................................................................24
  Wait for Token .......................................................................................25
  Send Token ...........................................................................................25
  Dynamic Memory Management ..........................................................25
  Generate Memory Pool ......................................................................25
can_receive.......................................................................................................... 139
can_bind_obj....................................................................................................... 142
can_unbind_obj................................................................................................... 144
can_wait .............................................................................................................. 145
can_request.......................................................................................................... 149
can_read .............................................................................................................. 151
can_get_status ..................................................................................................... 153
Configuration............................................................................................................ 154
Hardware Requirements...................................................................................... 154
Configuration Files.............................................................................................. 154
Memory/System Requirements................................................................................ 155
Adapting Stack Sizes........................................................................................... 156
Linking RTXCAN............................................................................................... 156
Return Values ........................................................................................................... 157
Timing / Initialization ............................................................................................... 158
Quick Start ............................................................................................................ 158
Bit Timing ............................................................................................................. 160
Sample Point Configuration Requirements ......................................................... 162
Intel 82526 Bus Timing ...................................................................................... 163
Intel 82527 Bus Timing ...................................................................................... 167
Infineon 81C90/91 Bus Timing ........................................................................... 173
Philips 82C200/80C592 Bus Timing .................................................................... 178
Application Examples............................................................................................... 182
Files Delivered.......................................................................................................... 198

Chapter 7. BITBUS Support (RTX-51) .................................................................201
Introduction............................................................................................................... 201
Abbreviations ........................................................................................................ 202
Concept ............................................................................................................... 202
Requirements ....................................................................................................... 206
BITBUS Standard ............................................................................................... 206
Application Interface ........................................................................................... 207
Structure of the Message Buffer ......................................................................... 207
Transfer of Messages ......................................................................................... 210
Receipt of Messages ........................................................................................... 210
Initialisation ........................................................................................................ 211
Application Examples ......................................................................................... 212
Remote Access and Control Functions (RAC) .................................................... 214
Outstanding Responses ...................................................................................... 215
Error Handling .................................................................................................... 215
Files Delivered.......................................................................................................... 216

Chapter 8. Application Example .........................................................................219
Overview................................................................................................................... 219
Example Program TRAFFIC2 .............................................................................. 219
Principle of Operation ........................................................................................... 220
Traffic Light Controller Commands ..................................................................... 221
<table>
<thead>
<tr>
<th>Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>Software ..................................................</td>
</tr>
<tr>
<td>TRAFFIC2.C ................................................</td>
</tr>
<tr>
<td>SERIAL.C ...................................................</td>
</tr>
<tr>
<td>GETLINE.C ..................................................</td>
</tr>
<tr>
<td>Compiling and Linking TRAFFIC2 ..................</td>
</tr>
<tr>
<td>Testing and Debugging TRAFFIC2 ...................</td>
</tr>
<tr>
<td><strong>Glossary</strong> ...............................................</td>
</tr>
<tr>
<td><strong>Index</strong> ....................................................</td>
</tr>
</tbody>
</table>
Chapter 1. Overview

There are two fundamental problems of many modern microprocessor applications:

- A task must be executed within a relatively short time frame.
- Several tasks are time- and logic independent from one another and should therefore execute simultaneously on a processor.

The first item is also referred to as a requirement for guaranteed response times, also designated as "real-time". The second item designates the typical situation of multi-program operation (multiprogramming, multi-tasking). In this case, the individual tasks are organized as independent computer processes (normally designated as a "task").

The RTX-51 Real-Time Multitasking Executive contains the functions to solve these types of problem definitions in a simple and effective way with all processors of the 8051 processor family.

The sequence control required for simple applications could, of course, be implemented by the user himself. This, however, is not very efficient, since a large part of the functions which a multitasking executive already offers would have to be re-implemented.

Advantages in using a Real-Time Multitasking Executive:

- A program can be more easily implemented, tested and maintained by breaking down the problem to be solved into individual, easily comprehensible tasks.
- The modular approach allows individual tasks to be used in other projects.
- Since the real-time and multitasking problems which occur are already solved the time required for creating programs and testing is considerably reduced.
Advantages of RTX-51 are:

- Simple use of RTX-51 by integration in the Keil C51 development system.
- Complete support of all C51 features such as floating-point operations, re-entrant functions and interrupt functions.
- User-friendly configuration of RTX-51 for all members of the 8051 family.
- Flexibility - only requires a few system resources and can also be applied for time-critical applications.

## Summary of the Major System Features

### Tasks

RTX-51 recognizes two classes of tasks:

- Fast tasks with especially short responses and interrupt times. Each fast task uses an individual register bank of the 8051 and contains its own stack area. RTX-51 supports a maximum of three fast tasks active at a time.

- Standard tasks that require somewhat more time for the task switching, therefore less internal memory than the fast tasks. All standard tasks share a register bank and a stack area; during a task change the current contents of registers and the stack are stored in the external RAM. RTX-51 supports a maximum of 16 standard tasks active at a time.

RTX-51 tasks are declared as parameterless C functions with the attribute "_task_".

### Task Communication and Synchronisation

RTX-51 provides two mechanisms so that the individual tasks can communicate with each other and synchronize tasks which normally execute independent of one another:

- Signals are the fastest form of task synchronisation. No actual information is exchanged - only a stimulus is activated for a task.

- Messages are exchanged via so-called mailboxes. Mailboxes allow the buffered exchange of data. Tasks can be entered in queues for these in order
to wait for a message to be received. The individual messages are managed by the mailbox according to the FIFO principle (First-In, First-Out). If several tasks are waiting for a message to be received, the task which is waiting the longest (first in the queue) receives the message.

- Semaphores are simple protocol mechanisms that share common resources without access conflicts. By use of token's resources may be managed in such a way that only one task at a time is allowed to use them. If more than one task requests access to a resource, then the first task will be granted access, while the second task is put on a waiting list until the first task finishes its operations on this resource.

Task Switching

RTX-51 contains an event-driven task switching mechanism that switches tasks according to their priority (preemptive multitasking). An additional task switching mechanism which switches according to the time-slice mode can be optionally used (round-robin scheduling).

RTX-51 recognizes four priority levels; priorities 0, 1 and 2 can be assigned to standard tasks. Priority 3 is reserved for fast tasks.

The individual tasks can wait for various events to occur without requiring processor time (no processor burdening). Events can be characterized as the receipt of messages, signals, interrupts and time-outs, or a combination of these.

Three wait forms are supported:

- Normal: the WAITING (BLOCKED) task can be blocked for an arbitrary amount of time until the corresponding event occurs.
- Conditional: the waiting task is never blocked, the task can recognize if the corresponding event existed by evaluating the return value.
- With time-out: the task is blocked for a certain time if the corresponding event does not occur.

Interrupt System

RTX-51 performs task synchronisation for external events by means of the interrupt system. Two types of interrupt processing are basically supported in this case:
1. C51 Interrupt Functions
   Interrupts are processed by C51 interrupt functions.

2. Task Interrupts
   Interrupts are processed by fast or standard tasks of RTX-51.

The methods of interrupt processing can be selected depending on the application. The individual methods can also be combined in an application.

System Clock

The RTX-51 system clock is based on hardware Timer 0, 1 or 2 (can be configured) of the 8051 processor. It supplies the basic pulse (clock frequency) required for the time-outs and for the round-robin scheduling.

Operating Resources

RTX-51 requires the following 8051 system resources:

- **CODE Memory:**
  Approx. 6 to 8 Kbytes, depending on the function scope used.

- **Internal (DATA and IDATA) RAM:**
  40 to 46 bytes for system data (depending on the selected processor type).
  20 to 200 bytes for the stack (can be configured by the user).
  Register bank 0 for standard tasks; register banks 1, 2 and 3 for fast tasks or C51 interrupt functions.

- **External (XDATA) RAM:**
  Minimal 450 bytes.

- **Timer 0, 1 or 2 for the system clock (can be configured by the user).**

Program Example

The following simplified example illustrates the basic design of a RTX-51 application and the procedure for compiling and linking:
Example Program for a Simplified RTX-51 Application

```c
#pragma large

#include <Rtx51.h> // RTX-51 Definitions
#define PRODUCER_NBR 0 // Tasknumber for the producer task
#define CONSUMER_NBR 1 // Tasknumber for the consumer task
#define FIRST_MAILBOX 0 // The mailbox identification
#define WAIT_FOREVER 0xFF // A constant, signalling to the RTX call, that no timeout for the call is expected.

void ProducerTask (void) _task_ PRODUCER_NBR
{
    unsigned int MessageToSend = 1;
    os_create_task (CONSUMER_NBR); // Create the Consumer-Task
    for (;;) // endless loop
    {
        // Send the actual value of 'send_mes' to mailbox 0
        // if the mailbox is full, wait until there is place for the message
        os_send_message (FIRST_MAILBOX, MessageToSend, WAIT_FOREVER);
        MessageToSend++;
    }
}

void ConsumerTask (void) _task_ CONSUMER_NBR _priority_ 1
{
    unsigned int ReceiveBuffer;
    for (;;) // Read from mailbox FIRST_MAILBOX one message
    {
        // Wait for a message, if the mailbox is empty
        os_wait (K_MBX + FIRST_MAILBOX, WAIT_FOREVER, &ReceiveBuffer);
        // ...
        // ... perform some calculations with the message
        //
    }
}

void main (void)
{
    signed char RtxReturnState;
    // Init the system and start the Producer-Task
    RtxReturnState = os_start_system (PRODUCER_NBR);
}
```
Compiling and Linking the Program

The most convenient way is to use µVision2 for this purpose. A project definition file named SAMPLE.UV2 identifies all required files, all required settings are derived from the file SAMPLE.OPT. Use ‘Open project’ from the ‘Project’ menu to select the project file. SAMPLE.UV2 can be found in the C51\RTX51\Examples\Sample folder.

By use of the ‘Build target’ selection out of the ‘Project’ menu the sample program is compiled and linked in one step.

Extract from the MAP file generated by BL51

BL51 generates a task list which lists all tasks defined in the system along with their identification number, the defined priority and the register bank used.

---

BL51 BANKED LINKER/LOCATER V4.20, INVOKED BY:
C:\KEIL\C51\BIN\BL51.EXE Sample.obj, Rtxconf.obj TO Sample RTX51

MEMORY MODEL: LARGE

INPUT MODULES INCLUDED:

Sample.obj (SAMPLE)
Rtxconf.obj (?RTX?CONFIGURATION)
C:\KEIL\C51\LIB\RTX51.LIB (RTXCLK)
C:\KEIL\C51\LIB\RTX51.LIB (RTXCREA)
C:\KEIL\C51\LIB\RTX51.LIB (RTXDATA)
C:\KEIL\C51\LIB\RTX51.LIB (RTXINIT)
C:\KEIL\C51\LIB\RTX51.LIB (RTXINT)
C:\KEIL\C51\LIB\RTX51.LIB (RTXSEND)
C:\KEIL\C51\LIB\RTX51.LIB (RTXWAIT)
C:\KEIL\C51\LIB\RTX51.LIB (RTX51_LIB____VERSION_0V700)
C:\KEIL\C51\LIB\RTX51.LIB (RTX2C51)
C:\KEIL\C51\LIB\RTX51.LIB (RTXBLOCK)
C:\KEIL\C51\LIB\RTX51.LIB (RTXDISP)
C:\KEIL\C51\LIB\RTX51.LIB (RTXHAND)
C:\KEIL\C51\LIB\RTX51.LIB (RTXINS)
C:\KEIL\C51\LIB\RTX51.LIB (RTXQUOP)
C:\KEIL\C51\LIB\C51L.LIB (?C_STARTUP)

TASK TABLE OF MODULE: Sample (SAMPLE)
TASKID PRIORITY REG-BANK SEGMENT NAME
-------------------------------------------
0 0 0 ??PR?PRODUCERTASK?SAMPLE
1 1 0 ??PR?CONSUMERTASK?SAMPLE
Debugging the Program

The µVision2 debugger is started automatically upon completion of the link step. A predefined debugger initialization file (SIMULATOR.INI) is processed. The application code and an include file named DBG_RTX.INC are loaded. This file contains declarations of µVision2 debugger functions to support debugging of RTX-51 code. The functions may be called by pressing buttons in the toolbox window:

- With the button ‘Task State’ a table of all declared tasks may be displayed. It shows some important information about them and the associated task states.

<table>
<thead>
<tr>
<th>ID</th>
<th>Start</th>
<th>Prio</th>
<th>State</th>
<th>Blocked For Event</th>
<th>Mbx/Sem</th>
<th>Timer</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0022H</td>
<td>0</td>
<td>RUNNING</td>
<td>TKN</td>
<td>9</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>014FH</td>
<td>1</td>
<td>BLOCKED</td>
<td></td>
<td></td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>0164H</td>
<td>0</td>
<td>READY</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>087FH</td>
<td>1</td>
<td>BLOCKED</td>
<td>MSG</td>
<td>9</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>08F2H</td>
<td>3</td>
<td>BLOCKED</td>
<td>TKN</td>
<td></td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>0117H</td>
<td>3</td>
<td>BLOCKED</td>
<td>TMO</td>
<td></td>
<td>7</td>
<td>0</td>
</tr>
</tbody>
</table>

ID          Task number, as defined in the task-declaration.
Start       Task start address.
Prio        Task priority.
State       Actual task state.
Blocked for Event Defines for which event the task is blocked
             (the task is waiting for).
Event codes used here are:
MSG:        wait for message (mailbox read)
INT:        wait for interrupt
SIG:        wait for signal
TMO:        wait for time-out
WRITE-MAILBOX: wait until enough space in message
              list of mailbox (mailbox write)
TKN:        wait for a token (from a semaphore)
Mbx/Sem:    When the task is blocked for a
              mailbox read/write, then this field
              shows the mailbox number [0..7].
              When the task is blocked for a
              semaphore, then this field shows the
              semaphore number [8..15].
Timer:      When the task is blocked for a time-
out, then this field shows the remaining number of system ticks to time-out

Signal: State of task signal flag (1=set, 0=reset)

- With the button ‘Mailboxes’ a list of all pre-defined mailboxes may be displayed.

<table>
<thead>
<tr>
<th>Mbx</th>
<th>Msg</th>
<th>Read</th>
<th>Write</th>
<th>Messages</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

Mbx Mailbox number [0..7].

Msg Number of messages in this mailbox.

Read Number of tasks which are blocked for reading a message.

Write Number of task which are blocked for writing a message.

Messages Shows the messages contained in the mailbox.

- With the button ‘Semaphores’ a list of all pre-defined semaphores may be displayed.

<table>
<thead>
<tr>
<th>Sem</th>
<th>Tkn</th>
<th>Wait</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>9</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>12</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>13</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>14</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>15</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Sem Semaphore number [8..15].

Tkn State of token flag (1=token available; 0=else).

Wait Number of tasks which are blocked for a token.
Chapter 2. Installation

This chapter explains how to setup an operating environment and how to install the software on your hard disk. Before starting the installation program, you must do the following:

- Verify that your computer system meets the minimum requirements.
- Make a copy of the installation diskette for backup purposes.

Software Requirements

The following products are required to use RTX-51 together with Keil C51:

- C51 Compiler Version 5.02 or later
- BL51 Linker for Code-Banking Version 3.52 or later
- A51 Assembler Version 5.02 or later
- RTX-51 Real-Time Executive Version 7.00 or later

Backing Up Your Disks

We strongly suggest that you make a backup copy of the installation diskettes. Then, use the backup disks to install the software. Be sure to store the original disks in a safe place in case your backups are lost or damaged.

Installing the Software

RTX-51 come with an installation program which allows easy installation under MS-WINDOWS.

The following versions are supported:

- MS-WINDOWS 95 or later
- MS-WINDOWS NT Version 3.5 or later

To install RTX-51 ...
Insert the first product diskette into Drive A,
Run A:\SETUP.EXE,
Follow the instructions displayed by the installation program

NOTE:
The PK51 product must be installed before installing RTX-51.

Directory Structure

The installation program copies the RTX-51 files into sub-directories of the PK51 base directories.

After creating the appropriate directory (if required), the installation program copies the files into the sub-directories listed in the following table.

<table>
<thead>
<tr>
<th>Subdirectory</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>...\C51\RTX51\Kernel</td>
<td>All source files of RTX-51</td>
</tr>
<tr>
<td>...\C51\RTX51\Examples...</td>
<td>RTX-51 configuration files, sample applications.</td>
</tr>
<tr>
<td>...\C51\RTX51\CAN...</td>
<td>CAN support</td>
</tr>
<tr>
<td>...\C51\RTX51\BITBUS</td>
<td>BITBUS support</td>
</tr>
<tr>
<td>...\C51\LIB</td>
<td>Library files.</td>
</tr>
</tbody>
</table>

This table shows a complete installation. Your installation may vary depending on the products you installed.
Chapter 3. Programming Concepts

Task Management

The main function of tasks within a Real-Time Multitasking Executive is the time-critical processing of external or internal events. A priority can be assigned to the individual tasks to differentiate between which are most important. In this case, value 3 corresponds to the highest priority and value 0 corresponds to the lowest priority.

RTX-51 always assigns the READY task with the highest priority to the processor. This task only maintains control over the processor until another task with a higher priority is ready for execution, or until the task itself surrenders the processor again (preemptive multitasking).

If several READY tasks exist with the priority 0, a task switching can optionally occur after completion of a time slice (round-robin scheduling).

Use the following guideline when assigning task priorities:

The application should work error free regardless task priorities. The priorities only serve for time optimizing.

Task States

RTX-51 recognizes four task states:

- READY: All tasks which can run are READY. One of these tasks is the RUNNING (ACTIVE) task.
- RUNNING (ACTIVE): Task which is currently being executed by the processor. Only one task (maximum) can be in this state at a time.
- BLOCKED (WAITING): Task waits for an event.
- SLEEPING: All tasks which were not started or which have terminated themselves are in this state.
An event may be the reaching of a period of time, the sending of a message or signal, or the occurrence of an interrupt. These types of events can lead to state changes of the tasks involved; this, on the other hand, can produce a task switching (task change, task switch).

The states "READY", "RUNNING" and "BLOCKED" are called active task states, since they can only be accepted by tasks which were started by the user (see system function "os_create_task"). "SLEEPING" is an inactive task state. It is accepted from all tasks which were declared but still have not been started.

**Figure 2: Task States**

The figure shows the three active task states and their interaction.

**Task Switching**

The RTX-51 system section which the processors assigns to the individual tasks is referred to as the scheduler (also dispatcher).

The RTX-51 scheduler works according to the following rules:

- The task with the highest priority of all tasks in the READY state is executed.
If several tasks of the same priority are in the READY state, the task that has been ready the longest will be the next to execute.

Task switchings are only executed if the first rule would have been otherwise violated (exception: round-robin scheduling).

These rules are strictly adhered to and never violated at any time. As soon as a task yields a state change, RTX-51 checks whether a task change is necessary based on the scheduling rules. Time-slice task change (round-robin scheduling) are executed if the following conditions are satisfied:

- Round-robin scheduling must be enabled (see configuration).
- The RUNNING task has the priority of 0 and is currently not executing a floating-point operation (see section "Floating-Point Operations", page 28).
- At least one task with the priority zero must be in the READY state.
- The last task change must have occurred after the selected system time interval (see system function "os_set_slice"). The system time interval can be changed dynamically during program execution.

The operating mode preferred by RTX-51 is the preemptive scheduling. If desired by the user, the tasks with the priority zero can additionally be managed by means of the round-robin scheduling.

**Task Classes**

RTX-51 basically recognizes two classes of tasks:

**Fast Tasks**

- Contain especially short responses and interrupt disable times.
- Contain a separate register bank and a separate stack area (register banks 1, 2 and 3).
- Contain the highest task priority (priority 3) and can therefore interrupt standard tasks.
- All contain the same priority and can therefore not be mutually interrupted.
- Can be interrupted by C51 interrupt functions.
- A maximum of three fast tasks can be active in the system.
Figure 3: Task Classes and Memory Allocation

Standard Tasks

- Require somewhat more time for the task switching compared to fast tasks.
- Share a common register bank and a common stack area (register bank 0).
- The current contents of registers and stack are stored in the external (XDATA) memory during a task change.
- Can be interrupted by fast tasks.
- Can interrupt themselves mutually.
- Can be interrupted by C51 interrupt functions.
- A maximum 16 standard tasks can be active in the system.

Each standard task contains a context area in the external memory. During a task change with standard tasks, all required registers of the running task and of the standard task stack are stored in the corresponding context area. Afterwards, the
registers and the standard task stack are reloaded from the context area of the task to be started (swapping).

In the case of fast tasks, a task change occurs considerably faster than for standard tasks, since each fast task has a separate register bank and a separate stack area. During a task change to a fast task, only the active register bank and the current stack pointer value must be changed.

**Task Declaration**

C51 provides an extended function declaration for defining tasks.

A task is declared as follows:

```c
void func (void) [model] _task_ <taskno> [._priority_ <prio>]
```

- Tasks cannot return a value (return type "void").
- No parameter values can be passed to tasks ("void" in parameter list).
- `<taskno>` is a number assigned by the user in the range 0...255. Each task must be assigned a unique number. This task number is required in RTX-51 system function calls for identifying a task. A maximum of 256 tasks can be defined. However, only 19 tasks can be active at the same time.

Note: If the XDATA memory requirement of RTX-51 is to be minimized, the tasks must be numbered sequentially beginning with the number 0.

- `<prio>` determines the priority of the task. The value 0 corresponds to the lowest possible priority, value 3 corresponds to the highest possible priority. The priorities define implicitly the task class:
  - Standard tasks: Priorities 0, 1 and 2
  - Fast tasks: Priority 3

If no priority is specified, RTX-51 uses the task priority 0.

- Standard tasks must be compiled for register bank 0 which is the default value of the C51 compiler. Fast tasks must be compiled for register banks 1, 2 or 3. This must be guaranteed using the directive "#pragma REGISTERBANK (x)" (where x = 1, 2, 3). If this rule is violated, C51/BL51 generates an error message.
**Example 1:** Standard task with task number 8 and priority 0

```c
void example_1 (void) _task_ 8 _priority_ 0
```
or

```c
void example_1 (void) _task_ 8
```

**Example 2:** Fast task with task number 134 and register bank 1

```c
#pragma REGISTERBANK (1)
void example_2 (void) _task_ 134 _priority_ 3
```

- Example of typical task layouts:

![Task Layout Diagram](image)

*Figure 4: Typical Task Layouts*

Task 1 shown in the figure above has to perform a certain action each time an event occurs. Such an event may be a received message, a signal or a time-out, just to mention a few.

After completing its action it will start to wait for a new event. In this way the task will not consume time just waiting for the next event.
Task 2 shown in the figure above has to perform just one specific action. It will delete itself after completing its job. Such a task may be, for example, a self test, which has to be executed once at power-up. It is often desirable to write such a self test routine as a separate task, than packing it in a routine.

**Interrupt Management**

The management and processing of hardware interrupts is one of the major jobs of a Real-Time Multitasking Executive. RTX-51 provides various types of interrupt handling. The usage depends on the application requirements.

**Methods for Interrupt Handling**

RTX-51 provides two different methods for handling interrupts. One of the two methods can be additionally divided into two sub-classes:

1. C51 Interrupt functions
2. RTX-51 task interrupts:
   - Fast task interrupts
   - Standard task interrupts

Method (1) corresponds to the standard C51 interrupt functions which can even be used without RTX-51 (also referred to as ISR, Interrupt Service Routine). When an interrupt occurs, a jump is made to the corresponding interrupt function directly and independent of the currently running task. The interrupt is processed outside of RTX-51 and therefore independent of the task scheduling rules.

With method (2), a fast or standard task is used to handle an interrupt. As soon as this interrupt occurs, the WAITING (BLOCKED) task is made READY and started according to the task scheduling rules. This type of interrupt processing is completely integrated in RTX-51. A hardware interrupt is handled identical to the receipt of a message or a signal (normal event within RTX-51).

The possible methods to handle interrupts have specific advantages and disadvantages, as described in greater detail in the following section. One of the methods can be selected depending on the requirements of the interrupt source.
and the application. The methods can be combined in any form within a program.

The following summary illustrates the special features of the individual methods for handling interrupts:

<table>
<thead>
<tr>
<th>Method</th>
<th>C51 Interrupt Function (ISR)</th>
<th>Fast Task</th>
<th>Standard Task</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interrupt Response Time</td>
<td>very fast</td>
<td>fast</td>
<td>slow</td>
</tr>
<tr>
<td>Interrupts Disabled During</td>
<td>very short, system functions</td>
<td>critical system functions, other fast tasks</td>
<td>all system functions, fast tasks</td>
</tr>
<tr>
<td>Interruptable With</td>
<td>-</td>
<td>ISR</td>
<td>ISR, fast tasks, standard tasks with higher priority</td>
</tr>
<tr>
<td>System Resources Used</td>
<td>many (stack and usually extra register bank)</td>
<td>many (stack and extra register bank)</td>
<td>few (stack and register bank is shared with other standard tasks)</td>
</tr>
<tr>
<td>Interrupt Assignment</td>
<td>static (only one interrupt source per ISR)</td>
<td>dynamic (multiple interrupt sources per task allowed)</td>
<td>dynamic (multiple interrupt sources per task allowed)</td>
</tr>
<tr>
<td>Allowed RTX-51 System Calls</td>
<td>some special</td>
<td>all</td>
<td>all</td>
</tr>
</tbody>
</table>

There are considerable differences in timing between the different methods. Please refer to timing specifications for more details.

The following points of emphasis deal with the features of the individual methods for handling interrupts mentioned above:

- **C51 Interrupt Functions**
  - Very sudden, periodically occurring interrupts without large coupling with the rest of the system (only infrequent communication with RTX-51 tasks, etc.).
  - Very important interrupts which must be served immediately independent of the current system state.

- **Fast Task Interrupts**
  - Important or periodic interrupts which must heavily communicate with the rest of the system when they occur.

- **Standard Task Interrupts**
Only seldom occurring interrupts which must not be served immediately.

RTX-51 shows considerable different response times for fast and standard tasks.

**Handling of the 8051 Interrupt Enable Register**

RTX-51 must have sole control over the Interrupt Enable register of the 8051 in order to adhere to the dispatcher rules and guarantee error-free execution of interrupt functions.

**The INTERRUPT ENABLE registers of the 8051 are managed by RTX-51 and must not be directly manipulated by the user!**

RTX-51 controls the INTERRUPT ENABLE bits of the 8051 according to the following rules:

- ISR interrupts can interrupt all tasks and system functions at any time. The ISR interrupts are disabled only during a few very short system code sequences.

- The ISR interrupts can be disabled and enabled at the user's option using two system functions (see "os_enable_isr" and "os_disable_isr").

- Interrupt sources assigned to a task are only enabled if the task is actually waiting for an interrupt to occur. This prevents unexpected interrupts from occurring in the system.

- If the running task is a fast task, all task interrupts are disabled (not ISR interrupts, however). A relatively unimportant interrupt therefore cannot interrupt the fast tasks.

- If the running task is a standard task, it can be interrupted by all interrupts which occur. If another standard task is waiting for one of these occurring interrupts, it is made READY by RTX-51. However, it is only allocated to the processor if it contains a higher priority than the currently running task (standard scheduling).

- All standard task interrupts are disabled during the execution of system functions.

- The system clock interrupt (hardware Timer 0 or 1) is handled the same as for a fast task interrupt.
Handling of the 8051 Interrupt Priority Register

The Interrupt Priority registers of the 8051 (not to be confused with the software task priorities) are not influenced by RTX-51. Even in normal operation (all interrupts at the same hardware priority), RTX-51 ensures that ISR interrupts are handled with preference. If desired, however, the ISR interrupts of the application can be set to a higher interrupt priority. RTX-51 does not provide any operations for the management of the Interrupt Priority registers.

All RTX-51 task interrupts must run at the same hardware interrupt priority! ISR interrupts may also run on an optional hardware interrupt priority. An optimal ISR processing is not guaranteed, however, if task and ISR interrupts are set to the same hardware priority.

Declaration of C51 Interrupt Functions

Interrupt functions are declared as follows (see also C51 documentation):

```c
void func (void) [model] [reentrant] interrupt n [using n]
```

- When interrupt functions are used, a difference must be made whether register bank switching (using-attribute) is used or not.
- With Register Bank Switching:

  When entered, the interrupt function saves the registers ACC, B, DPH, DPL and PSW to the stack of the interrupted task, when necessary. Since not all registers are stored, the user must ensure that the interrupt function does not use a register bank used by RTX-51. Register bank 0 must also not be used (reason: it is always used by standard tasks and by the system clock). Register banks 1, 2 or 3 may only be used if they are not simultaneously being used by fast tasks.

- Without Register Bank Switching:

  If no using-attribute is used, all registers required are saved on the stack. This produces longer run times and increased stack requirement; for this purpose, register banks used by RTX-51 may also be used.

- C51 interrupt functions with using-attribute must never use register bank 0 or one of the register banks used by a fast task.
Task Communication

The individual tasks within a real-time system can be dependent upon each other in various ways. These can use common data, exchange information with each other, or coordinate the activities for solving tasks.

RTX-51 provides the mailbox and signal concept for handling these types of task-related jobs.

Signals

Signals represent the simplest and fastest form of task communication. These can always be used when a pure task synchronisation is required without data exchange.

Each active task contains its own signal flag with which the following operations can be executed:

- Wait for a signal
- Send signal
- Clear signal

The task number (see section "Task Declaration", page 15) of the receiver task is used for identifying the signals for the individual operations.

Wait for a Signal

Each task can wait for its signal flag (system function "os_wait"). It waits until its signal flag is set by another task (system function "os_send_signal"). After a signal is received, the waiting task clears its signal flag again and enters the task state READY or RUNNING, depending on priority relationships.

If the signal flag is already set when the task calls the wait function (when the signal flag was previously set by another task), then it immediately receives the signal. The task does not first enter the WAIT state (BLOCKED).

The waiting time for a signal can be restricted. If the specified time has expired without receiving the signal, the waiting task is made READY again with the return status "time-out" (see system function "os_wait", page 59).
Send Signal

Each task and each interrupt function can set the signal flag of any other task (send a signal to this task). Only one signal which has been sent can be stored per task (signal flag). As long as a task has not received a signal, each additional signal sent is lost.

Clear Signal

A task can clear the signal flag of any other task (even its own). This allows defined signal states in the system at any time.

Mailboxes

By means of the mailbox concept, messages can be exchanged free of conflicts between the individual tasks.

RTX-51 provides a fixed number of eight mailboxes. Messages can be exchanged in words (2 bytes) via these mailboxes. In this case, a message can represent the actual data to be transferred or the identification of a data buffer (defined by the user). In comparison to the signals, mailboxes are not assigned a fixed task, but can be freely used by all tasks and interrupt functions. These are identified with a mailbox number.

Mailboxes allow the following operations:

- Send a message
- Read a message

Mailbox Lists

Each mailbox internally consists of three wait lists. The user does not have direct access to these lists. Knowledge of their functions is, however, an advantage for understanding mailbox functions.

Wait lists can comprise the following states in operation:
The three lists do have the following functions:

1. **Message list**  List of the messages written in the mailbox. These comprise a maximum of eight messages.

2. **Write wait list**  Wait list for tasks which want to write a message in the message list of the mailbox (maximum 16 tasks).

3. **Read wait list**  Wait list for tasks which want to read a message from the message list of the mailbox (maximum 16 tasks).

All three lists are implemented as a FIFO queue (First-In, First-Out) without priority assignment; i.e., when read, the task which waits the longest (first in the queue) becomes the oldest messages in the mailbox.

### Send a Message to a Mailbox

Each task can send a message to any arbitrary mailbox. In this case, the message to be sent is copied in the message list. The sending task therefore has free access to the message after the sending.

If the message list of the mailbox is already full during the sending, the task is placed in the wait state (entered in the write wait list). It remains in the wait state until another task fetches a message from the mailbox and, thus, provides space. As an alternative, a time limit can also be specified for the sending after the waiting is aborted (if the message could not be entered in the mailbox).

If the message list is not full when the sending occurs, the message is immediately copied in the message list and the task must not wait.
Read a Message from a Mailbox

Each task can read a message from an arbitrary mailbox. If the message list of the mailbox is currently empty (no message available), the task is placed in the wait state (entered in the read wait list).

It remains in the wait state until another task sends a message to the mailbox. As an alternative, a time limit can also be specified for the reading after which the waiting is to be aborted (if no message is available).

If the message is not empty when reading, then the reading task immediately receives the message. It must not wait in this case.

Semaphores

By means of the semaphore concept, resources can be shared free of conflicts between the individual tasks.

In a multi-tasking system there is often competition for resources. When several tasks can use the same portion of memory, the same serial I/O channel or another system resource, you have to find a way to keep the tasks out of each other’s way. The semaphore is a protocol mechanism, which is used primarily to control access to shared resources (mutual exclusion).

A semaphore contains a token that your code acquires to continue execution. If the resource is already in use, the requesting task is blocked until the token is returned to the semaphore by its current owner.

There are two types of semaphores: binary semaphores and counting semaphores. As its name implies, a binary semaphore can only take two values: zero or one (token is in or out). A counting semaphore, however, allows values between zero and 65535.

RTX-51 provides a fixed number of eight semaphores of the binary type.

Semaphores allow the following operations:

- Wait for token
- Return (send) token
Wait for Token

A task requesting a resource controlled by a semaphore can obtain a token from this semaphore by a wait operation (see system function "os_wait"). If a token is available the task will continue its execution. Otherwise it will be blocked until the token is available or an optional time limit is exceeded.

Send Token

After completing its operation on a resource a task will return the associated token to the semaphore by a send function (see system function "os_send_token").

Dynamic Memory Management

Dynamic memory space is often desired in a multitasking system for generating intermediate results or messages. The requesting and returning of individual memory blocks should be possible within constant time limits in a real-time system.

Memory management, which functions with memory blocks of variable size such as the standard C functions "malloc()" and "free()," is less suitable for this reason.

RTX-51 uses a simple and effective algorithm, which functions with memory blocks of a fixed size. All memory blocks of the same size are managed in a so-called memory pool. A maximum of 16 memory pools each a different block size can be defined. A maximum of 255 memory blocks can be managed in each pool.

Generate Memory Pool

The application can generate a maximum of 16 memory pools with various block sizes. The application must provide an XDATA area for this purpose. The pool is stored and managed by RTX-51 in this area (see system function "os_create_pool").
Request Memory Block from Pool

As soon as a pool has been generated, the application can request memory blocks. The individual pools are identified by their block size in this case.

If an additional block is still free in the pool, RTX-51 supplies the start address of this block to the application. If no block is free, a null pointer is returned (see system function "os_get_block").

Return Memory Block to Pool

If the application no longer needs a requested memory block, it can be returned to the pool for additional use (see system function "os_free_block").

Time Management

RTX-51 maintains an internal time counter, which measures the relative time passed since system start. The physical source of this time base is a hardware timer that generates an interrupt periodically. The time passed between these interrupts is called a system time slice or a system tick.

This time base is used to support time dependent services, such as pause or time-out on a task wait.

Three time-related functions are supported:

- Set system time slice
- Delay a task
- Cyclic task activation

Set Time Slice

The period between the interrupts of the system timer sets the "granularity" of the time base. The length of this period, also called a time slice, can be set by the application in a wide range (see system function "os_set_slice").
**Delay a Task**

A task may be delayed for a selectable number of time slices. Upon calling this system function the task will be blocked (sleep) until the specified number of system ticks has passed (see system function "os_wait").

**Cyclic Task Activation**

For many real-time applications it is a requirement to do something on a regular basis. A periodic task activation can be achieved by the RTX interval wait function (see system function "os_wait"). The amount of time spent between two execution periods of the same task is controlled, using os_wait, and is measured in number of system ticks and may be set by the application.

**Specific C51 Support**

Apart from the use of C51 interrupt functions for fast processing of hardware interrupts, RTX-51 also supports the most extensions of the C51 compiler.

The following sections provide an overview on the use of C51 specific features together with RTX-51.

**C51 Memory Models**

A RTX-51 application can use all memory models supported by C51 (SMALL, COMPACT, LARGE). However, the COMPACT model is normally reserved for reentrant functions (see section "Reentrant Functions" below).

The selected memory model influences only the location of the application objects. A part of the RTX-51 system variables is always stored in external (XDATA) memory. All RTX-51 applications require external memory. Applications without external memory are not possible.

Typical RTX-51 applications are normally implemented in the LARGE model. Variables whose access is time critical can optionally be located in internal RAM.
Reentrant Functions

Normal C51 functions must not be simultaneously used by several tasks or interrupt functions. These functions store their parameters and local data in static memory segments. For this reason, this data is overwritten in the case of multiple calls.

In order to solve this problem, C51 provides reentrant functions (see C51 documentation). In the case of reentrant functions, the parameters and local data are protected against multiple calls, since a separate stack is created for them. RTX-51 supports the use of reentrant functions in the COMPACT model. In this case, a separate reentrant stack whose size can be configured is managed for each task. Interrupt functions use the reentrant stack of the interrupted RTX-51 task.

- RTX-51 only supports reentrant functions in the COMPACT model.
- Each task contains a separate reentrant stack configurable in size.
- Reentrant functions may be used in combination with non-reentrant functions of the SMALL and LARGE models. Simultaneous use of reentrant functions and non-reentrant functions is not allowed in the COMPACT model!

Floating-Point Operations

The following section is intended for users of C51 versions older than V5.0. No special restrictions apply for other C51 users!

In principle, RTX-51 tasks can execute all types of operations with floating-point numbers. Since the C51 floating-point library is not implemented as reentrant (DK/PK51 versions older than V5.0), a running operation must not be interrupted by another operation. In order to guarantee this, certain precautionary measures must be assured.

No restrictions apply in the use of floating-point operations in the following two cases:

- Only one task (with optional priority) in the system executes floating-point operations. Since no other task executes floating-point operations, a running operation cannot be interrupted by another.
Only tasks with the priority 0 execute floating-point operations. If no round-robin scheduling is used, no problems occur since the tasks cannot mutually interrupt. When the round-robin scheduling is used, the task change during floating-point operations is delayed up to the end of the operation (see scheduling rules).

If several tasks assigned to different priorities use floating-point operations, the standard C51 functions "fpsave" and "fprestore" must be used (see C51 documentation). In this case, the present state of an interrupted floating-point operation must be stored with "fpsave" prior to floating-point operations. After the operation, the state must be restored again with "fprestore" (same as using floating-point operations in interrupt functions for C51 programs without RTX-51). If "fpsave" is called, then no RTX function is to be called until the function "fprestore" is executed (i.e. no RTX functions are allowed between "fpsave" and "fprestore").

The use of floating-point operations is unproblematic only in one task or exclusively in tasks with priority 0 (also with round-robin scheduling).

In all other cases, the standard C51 functions "fpsave" and "fprestore" must be used. If "fpsave" is called, then no RTX function call is allowed unless "fprestore" is executed.

Use of the C51 Runtime Library

No restrictions apply for all standard library functions which are reentrant (see C51 documentation).

In regard to the small number of functions which are not reentrant, the user must ensure that these are not simultaneously used by several tasks.

Register Bank Default

RTX-51 assigns register bank 0 to all standard tasks. Fast tasks receive register banks 1, 2 or 3 (selectable with the "#pragma REGISTERBANK (x)" directive).

During a task change, RTX-51 automatically selects the currently required register bank.
RTX-51 tasks and functions used by it must not be provided with the using-attribute (RTX-51 generates the register bank switching). The using-attribute is only permissible for C51 interrupt functions.

**Use of the C51 Special Library**

C51 contains a special library for supporting the arithmetic unit and multiple data pointers of some 8051 derivatives (80C517/537, DALLAS 80C320 and some AMD chips).

The arithmetic unit can be used along with RTX-51. Note, however, that these functions are not interrupt capable. For this reason, only one task or only tasks with the priority 0 may use the arithmetic unit.

Multiple data pointers are not supported by RTX-51. If special library is to be used, the option MOD517(NODP8) must be used. There is only one way to take advantage of multiple data pointers, when running RTX-51: sections using multiple data pointers must be globally protected against interrupts. Solely under this condition the option MOD517 (or MODAMD) is acceptable.

The C51 special library uses multiple data pointers to speed up the functions ‘memcpy’, ‘memmove’, ‘memcmp’, ‘strcpy’ and ‘strcmp’. If locking out of interrupts is not a problem concerning the interrupt response time, then a sequence like shown below is acceptable with RTX-51:

Example for Infineon 80C517(A)/537(A):

```c
unsigned int oldbuf[100];
unsigned int newbuf[100];
/* Enable usage of multiple data pointers */
#pragma MOD517
...
/* Disable interrupts globally */
EA = 0;
/* Copy data using multiple data pointers */
memcpy (newbuf, oldbuf, sizeof(newbuf));
/* Re-enable interrupts globally */
EA = 1;
/* Disable usage of multiple data pointers */
#pragma NOMOD517
```

Example for Dallas 80C320 and (some) AMD chips:
unsigned int oldbuf[100];
unsigned int newbuf[100];

/* Enable usage of multiple data pointers */
#pragma MODAMD (DF2)

...  
/* Disable interrupts globally */
EA = 0;
/* Copy data using multiple data pointers */
memcpy (newbuf, oldbuf, sizeof(newbuf));
/* Re-enable interrupts globally */
EA = 1;
/* Disable usage of multiple data pointers */
#pragma NOMODAMD

**Code Bankswitching**

RTX-51 is fully compatible with the code banking scheme implemented by BL51.

Building of a banked system requires the following steps:

- Adapt the file L51_BANK.A51 to your requirements (see BL51 documentation).
- Set the symbol `?RTX_BANKSWITCHING` in RTXSETUP.INC to 1.
- Link the system as described in the BL51 documentation. All defined banks can be used freely by the RTX-51 tasks.
- The following code sections are automatically located in the common area:
  - RTX-51 system functions,
  - Reset and interrupt vectors
  - Code constants,
  - C51 interrupt functions,
  - Bank switch jump table,
  - Intrinsic C51 run-time library functions

Stack usage with code bankswitching:

- Add 3 Bytes to each fast task stack for the bankswitch handling.
- Standard tasks use no extra stack space for the bankswitching.
Chapter 4. Programmer’s Reference

RTX-51 and the application built on it are linked with each other via a C51 compatible procedural interface. This interface provides all functions for managing tasks, for task communication, and for all other services.

All RTX-51 system functions are reentrant and are implemented independent of the register bank used.

This chapter contains an extensive description of all RTX-51 system functions. Each of the following descriptions covers:

- Function of the call
- Declaration in C51 (contained in RTX51.H)
- Explanation of the parameters
- Explanation of the return value
- Call example
- Cross reference to other calls

The function descriptions are contained in normal print; examples are each printed in a different font.

Name Conventions

The name of the respective system function describes its type of use:

- System functions whose name begins with "os_" may be used solely by RTX-51 tasks.
- System calls whose name begins with "isr_" may be used solely by C51 interrupt functions.
- System calls whose name begins with "oi_" may be used by RTX-51 tasks and by C51 interrupt functions, as well.
Return Values

Each system function returns an execution status as a return value. This provides information whether the function could be executed successfully. Other status information is passed to the caller in the same way. In the description of the individual system functions, the return values currently possible are explained including their meaning. The value 0 is returned after an error-free execution for most of the system functions, when purposeful.

INCLUDE Files

The declarations for the RTX-51 system functions and all constant definitions are contained in the file RTX51.H. These declarations must be specified at the beginning of the source program in an INCLUDE statement (#include <rtx51.h>).

Overview

Initialize and Start the System:
   os_start_system (task_number)

Task Management:
   os_create_task (task_number)
   os_delete_task (task_number)
   os_running_task_id ()

Interrupt Management:
   os_attach_interrupt (interrupt)
   os_detach_interrupt (interrupt)
   os_enable_isr (interrupt)
   os_disable_isr (interrupt)
   os_wait (event_selector, timeout, 0)
   oi_set_int_masks (ien0, ien1, ien2)
   oi_reset_int_masks (ien0, ien1, ien2)

Signal Functions:
   os_send_signal (task_number)
   os_wait (event_selector, timeout, 0)
os_clear_signal (task_number)
isr_send_signal (task_number)

Message Functions:
    os_send_message (mailbox, message, timeout)
    os_wait (event_selector, timeout, *message)
    isr_send_message (mailbox, message)
    isr_recv_message (mailbox, *message)

Semaphore Functions:
    os_send_token (semaphore)
    os_wait (event_selector, timeout, 0)

Dynamic Memory Management:
    os_create_pool (block_size, *memory, mem_size)
    os_get_block (block_size)
    os_free_block (block_size, *block)

Functions with the System Clock:
    os_set_slice (timeslice)
    os_wait (event_selector, timeout, 0)

Debug Functions:
    os_check_tasks (*table)
    os_check_task (task_number, *table)
    os_check_mailboxes (*table)
    os_check_mailbox (mailbox, *table)
    os_check_semaphores (*table)
    os_check_semaphore (semaphore, *table)
    os_check_pool (block_size, *table)
Initialize and Start the System

Function Call Overview

A C51 application typically will start its program execution by the main function, after the C runtime environment has been set up. The startup of the runtime environment is handled by a C51 library function, whose source code can be seen in file STARTUP.A51/STARTxxx.A51 (xxx: designating a special version).

The function "main" (called main program) contains the first user statement at its beginning. It establishes the subroutine level 0 of every user application. The first subroutine called by it will run on the subroutine level 1 and so on.

During its execution the following environment elements are used by the main program (independent of use of RTX-51):

1. Register bank 0
2. System stack (top = ?STACK)

An application with RTX-51 will behave just like an application without RTX-51 until the moment the "os_start_system" function is called. By use of this function the normal C program will be transformed into a multitasking system.

The following steps will take place during "os_start_system":

- disable all interrupts
- clear the RTX system memory space
- initialization of RTX system tables
- initialization of the system clock hardware
- startup of the RTX system clock handler (system ISR)
- creation of the first user task
- initialization of the interrupt hardware
- enable interrupts
- start dispatcher

By "os_start_system" the first user task is created and the system clock handler (system ISR) is started.

Some considerations concerning the C51 main function:
- The code part of the function "main", which is executed before "os_start_system" is called, is executed like any C application without RTX-51.

- The code part following the call of "os_start_system" is entered only when the system function "os_start_system" fails. Otherwise the first user task will be entered. There is no return from the function "os_start_system" in this case.

- Upon completion of "os_start_system" (when entering the first user task) the interrupt system will be globally enabled (EA = 1). Unless the user disables it explicitly, it will stay enabled almost all the time (also during system code of RTX-51).

Available functions:

<table>
<thead>
<tr>
<th>Function Name</th>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>os_start_system</td>
<td>unsigned char task_number</td>
<td>Initializes the system and starts the first user task.</td>
</tr>
<tr>
<td></td>
<td>Identification of first user task (number used in C51 task declaration).</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>It is the first RTX function, which may be called in a program.</td>
</tr>
</tbody>
</table>
**os_start_system**

Initialize RTX-51 and start the first task. This function is normally called in the main program (main) of the C51 application.

**Prototype:**

```c
signed char os_start_system
(unsigned char task_number)
```

**Parameter:**

- `task_number` identifies the task to be started first. The same number is to be used which was used in the task declaration (0..255).

**Return Value:**

If the initialization was successful, the first task begins to run. Therefore, the program normally never returns from this call.

If the program does, however, return from this call, the initialization was not successful:

**NOT_OK (-1):**

System could not be started. One of the following errors was determined:

- General error during starting
- No task with this number was declared (wrong number)
- The interrupt source which is normally assigned by the system clock (Timer 0 or 1) is used by a C51 interrupt function from the application. This state is not allowed since the system clock would not function correctly as a result.

**See Also:** os_create_task

**Example:**

```c
#include <rtx51.h>

void first_task (void) _task_ 0 _priority_ 0 {
  ... task code
}

void main (void) {
  if (os_start_system (0)) {
    ... error handling
  }
}
```
Task Management

Function Call Overview

Available functions are:

<table>
<thead>
<tr>
<th>Function Name</th>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>os_create_task</td>
<td>unsigned char task_number</td>
<td>Creates a task and includes it in dispatching.</td>
</tr>
<tr>
<td></td>
<td>Number of task to be started (= number used for task declaration).</td>
<td></td>
</tr>
<tr>
<td>os_delete_task</td>
<td>unsigned char task_number</td>
<td>Terminates a task.</td>
</tr>
<tr>
<td></td>
<td>Number of task to be terminated.</td>
<td></td>
</tr>
<tr>
<td>os_running_task_id</td>
<td>(void)</td>
<td>Returns the number (identification) of the running task.</td>
</tr>
</tbody>
</table>


**os_create_task**

Task function

The system operation, os_create_task, starts a function defined with the C51 attribute "_task_" as a RTX-51 task. The task is assigned to the necessary operating resources and is placed in the list of READY tasks.

Prototype:    signed char os_create_task (unsigned char task_number)

Parameter:    task_number identifies the task to be started. The same number is to be used which was used in the task declaration (0..255).

Return Value: OK (0):
Task was started successfully (no error).

NOT_OK (-1):
Task could not be started. One of the following errors was determined:

- Register bank already assigned (error only possible when starting fast tasks)
- Maximum number of tasks already running (16 standard tasks)
- No task with this number was declared (wrong number).
- Task already started.

See Also:    os_delete_task, os_check_tasks, os_check_task

Note:        If the new task has a higher priority than the running task, a task switching occurs to the new task.

Example:    
```c
#include <rtx51.h>

void count_task (void) _task_ 2 _priority_ 0 {
  ... task code
}

void first_task (void) _task_ 0 _priority_ 0 {
  /* Function "count_task" is started as a task */
  if (os_create_task (2)) {
    ... error handling
  }
```
void main (void) {
  if (os_start_system (0)) {
    ... error handling
  }
}
os_delete_task

Task function

The system operation, os_delete_task, stops a task and removes it from all system lists. Releases all operating resources assigned to the task.

Prototype:  

```
signed char os_delete_task (unsigned char task_number)
```

Parameter:  

```
task_number
```
identifies the task to be deleted. The same number is to be used which was used in the task declaration.

Only tasks which were created with "os_create_task" can be deleted. The running task can also stop itself.

Return Value:  

```
OK (0):
Task was stopped successfully.
```

```
NOT_OK (-1):
The designated task was never created with "os_create_task".
```

See Also:  

os_create_task, os_check_task, os_check_tasks

Note:  

If the calling task specifies itself as a task to be deleted, a task switching to the next READY task subsequently occurs.

Example:  

```
#include <rtx51.h>

void first_task (void) _task_ 0 _priority_ 0 {
    ... task code
}

void main (void) {
    /* Task stopped itself */
    if (os_delete_task (0)) {
        ... error handling
    }
}
```
os_running_task_id

Task function

The system operation, os_running_task_id, returns the task number of the running task. This is the number which was used in the task declaration. Using this system function, a C51 function can, for example, determine the task from which it was called.

Prototype: signed char os_running_task_id (void)

Parameter: None

Return Value: The number of the task currently being executed by the processor is returned. The task number corresponds to the number used in the task declaration in this case (0..255).

See Also: os_create_task, os_check_task, os_check_tasks

Note: A C51 function can use this system function to determine from which task it was actually called.

Example:

```c
#include <rtx51.h>

void first_task (void) _task_ 0 _priority_ 0 {
    unsigned char task_num;
    ... task code

    /* Interrogate own task number */
    task_num = os_running_task_id ();
    /* task_num contains 0 */
    ...
}

void main (void) {
    /* Task stopped itself */
    if (os_delete_task (0)) {
        ... error handling
    }
}  
```
## Interrupt Management

### Function Call Overview

Available functions are:

<table>
<thead>
<tr>
<th>Function Name</th>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>os_attach_interrupt</td>
<td>unsigned char interrupt_nbr</td>
<td>Assigns an interrupt to the calling task.</td>
</tr>
<tr>
<td>os_detach_interrupt</td>
<td>unsigned char interrupt_nbr</td>
<td>Reverses assignment of an interrupt source to a task.</td>
</tr>
<tr>
<td>os_wait</td>
<td>unsigned int event_selector</td>
<td>This is the general wait function of RTX-51.</td>
</tr>
<tr>
<td></td>
<td>unsigned int timeout</td>
<td>Enables the interrupt source assigned to an ISR.</td>
</tr>
<tr>
<td></td>
<td>unsigned int xdata *message</td>
<td>Enables the interrupt source assigned to an ISR.</td>
</tr>
<tr>
<td>os_enable_isr</td>
<td>unsigned char interrupt_nbr</td>
<td>Enables the interrupt source assigned to an ISR.</td>
</tr>
<tr>
<td>os_disable_isr</td>
<td>unsigned char interrupt_nbr</td>
<td>Enables the interrupt source assigned to an ISR.</td>
</tr>
</tbody>
</table>

Any combination of events may be selected. If one of the specified events occurs, then task is made ready again (i.e. waiting for events is terminated). For details see separate chapter about 'os_wait'!
<table>
<thead>
<tr>
<th>Function Name</th>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>oi_set_int_masks</td>
<td>unsigned char ien0, ien1, ien2</td>
<td>Interrupt register masks containing a 1 at each bit position to be enabled. Enable one or more interrupt(s) not associated to RTX tasks. Modifies physical registers and logical mirrors kept by RTX.</td>
</tr>
<tr>
<td>oi_reset_int_masks</td>
<td>unsigned char ien0, ien1, ien2</td>
<td>Interrupt register masks containing a 1 at each bit position to be disabled. Disable one or more interrupt(s) not associated to RTX tasks. Modifies physical registers and logical mirrors kept by RTX.</td>
</tr>
</tbody>
</table>
**os_attach_interrupt**

**Task function**

The system call, os_attach_interrupt, dynamically assigns an interrupt source to the calling task. Before wait is made for an interrupt using "os_wait", this must first be assigned to the task. This assignment remains in force until it is canceled with "os_detach_interrupt".

Each interrupt source can not be assigned to more than one task. However, several interrupt sources can be assigned to a single task (a task can wait for several interrupts to occur).

Using "os_attach_interrupt", the corresponding interrupt is still not enabled in the processor hardware (INTERRUPT ENABLE register). All assigned interrupts are enabled (see section "Handling of the 8051 Interrupt Enable Register", page 19) only after the task waits for an interrupt to occur with "os_wait".

**Prototype:**

```
signed char os_attach_interrupt
    (unsigned char interrupt)
```

**Parameter:**

`interrupt` designates the vector number of the desired interrupt source. Permissible values are 0..31. RTX-51 stores a corresponding interrupt vector at address "8 * interrupt + 3".

The vector number which is permissible depends on the microcontroller type used from the 8051 family. RTX-51 checks whether the specified interrupt is supported by the microcontroller used (see configuration).

The standard 8051 microcontroller supports the following vector numbers:

- 0: External 0 interrupt
- 1: Timer/counter 0 interrupt (can be reserved for the system clock)
- 2: External 1 interrupt
3: Timer/counter 1 interrupt (can be reserved for the system clock)

4: Serial port

Different processor versions of the 8051 family may support additional interrupt sources (see literature of chip manufacturer).

Return Value:

OK (0):
Function executed successfully.

NOT_OK (-1):
Function not executed, one of the following errors was determined:

- Vector number does not exist for this processor type.
- The interrupt source requested was already assigned to another task.
- Interrupt is already used by a C51 interrupt function.
- Interrupt is used by the system clock

See Also:

os_detach_interrupt, os_wait

Note:

More than one interrupt may be assigned to a particular task. It is not allowed, however, to assign a particular interrupt source to more than one task.

Example:

```c
#include <rtx51.h>

void count_task (void) _task_ 2 _priority_ 0 {
    /* Assign external 0 interrupt to this task */
    if (os_attach_interrupt (0)) {
        ... error handling
    }
    for (;;) {
        /* Endless loop */
        os_wait (K_INT, 0xff, 0); /* Wait for int. */
        ... task code
    }
}
```
os_detach_interrupt

Task function

The system operation os_detach_interrupt, cancels the assignment of an interrupt source to the calling task. The only interrupt sources that can be used are those that were previously assigned to a task with "os_attach_interrupt".

Prototype:  

```
signed char os_detach_interrupt
(unsigned char interrupt)
```

Parameter:  

`interrupt` designates the vector number of the desired interrupt source. Permissible values are 0..31. RTX-51 stores a corresponding interrupt vector at address "8 * interrupt + 3".

The vector number which is permissible depends on the microcontroller type used from the 8051 family. RTX-51 checks whether the specified interrupt is supported by the microcontroller used (see configuration).

The standard 8051 microcontroller supports the following vector numbers:

0: External 0 interrupt

1: Timer/counter 0 interrupt (can be reserved for the system clock)

2: External 1 interrupt

3: Timer/counter 1 interrupt (can be reserved for the system clock)

4: Serial port

Different processor versions of the 8051 family may support additional interrupt sources (see literature of chip manufacturer).

Return Value:  

OK (0):  
Function executed successfully.
NOT_OK (-1):
Function not executed, one of the following errors was determined:

- Interrupt does not exist for this processor type.
- Interrupt source requested is not assigned to the calling task.

See Also: os_attach_interrupt, os_wait

Note: More than one interrupt may be assigned to a particular task. It is not allowed, however, to assign a particular interrupt source to more than one task.

Example:

```c
#include <rtx51.h>

void count_task (void) _task_ 2 _priority_ 0 {
    /* Assign external 0 interrupt to this task */
    if (os_attach_interrupt (0)) {
        ... error handling
    }
    for (;;) { /* Endless loop */
        os_wait (K_INT, 0xff, 0); /* Wait for int. */
        ... task code
        ...
        /* After the int. processing has finished */
        /* the assignment to this task is canceled */
        if (os_detach_interrupt (3)) {
            ... error handling
        }
    }
}
```
os_enable_isr

Task function

The system operation, os_enable_isr, enables an interrupt source which is assigned to a C51 interrupt function (the assignment is determined in the interrupt function definition, see section "Declaration of C51 Interrupt Functions", page 20). The interrupt must be enabled with this function in order for an interrupt to trigger a C51 interrupt function.

Prototype:  

```c
signed char os_enable_isr (unsigned char interrupt)
```

Parameter:  

`interrupt` designates the vector number which the desired C51 interrupt function (Interrupt Service Routine, ISR) is assigned to. Permissible values are 0..31. C51 stores a corresponding interrupt vector at address "8 * interrupt + 3". The vector number which is permissible depends on the microcontroller type used from the 8051 family. RTX-51 checks whether the specified interrupt is supported by the microcontroller used (see configuration).

The standard 8051 microcontroller supports the following vector numbers:

0: External 0 interrupt
1: Timer/counter 0 interrupt (can be reserved for the system clock)
2: External 1 interrupt
3: Timer/counter 1 interrupt (can be reserved for the system clock)
4: Serial port

Different processor versions of the 8051 family may support additional interrupt sources (see literature of chip manufacturer).
**Return Value:**

OK (0):
Function was executed successfully

NOT_OK (-1):
Function not executed, one of the following errors was determined:

- Interrupt does not exist for this processor type.
- No C51 interrupt function exists for this vector number.

**See Also:**
os_disable_isr

**Example:**

```c
#include <rtx51.h>

void fast_int (void) interrupt 7 using 1 {
    /* C51 int. function, waits for int. 7 */
    /* Uses register bank 1 */
    ... ISR code
}

void isr_manager (void) _task_ 4 _priority_ 1 {
    /* Enable the interrupt with vector number 7 */
    if os_enable_isr (7) {
        ... error handling
    }
    ... task code
}
```
**os_disable_isr**

Task function

The system operation, os_disable_isr, disables an interrupt source assigned to a C51 interrupt function. This is used to temporarily inactivate an Interrupt Service Routine (ISR).

Prototype:  

```
signed char os_disable_isr (unsigned char interrupt)
```

Parameter:  

`interrupt` designates the vector number which is assigned to the desired C51 interrupt function. Permissible values are 0..31. C51 stores a corresponding interrupt vector at address "8 * interrupt + 3".

The vector number which is permissible depends on the microcontroller type used from the 8051 family. RTX-51 checks whether the specified interrupt is supported by the microcontroller used (see configuration).

The standard 8051 microcontroller supports the following vector numbers:

0: External 0 interrupt

1: Timer/counter 0 interrupt (can be reserved for the system clock)

2: External 1 interrupt

3: Timer/counter 1 interrupt (can be reserved for the system clock)

4: Serial port

Different processor versions of the 8051 family may support additional interrupt sources (see literature of chip manufacturer).

Return Value:  

OK (0): Function was executed successfully.
NOT_OK (-1):
Function not executed, one of the following errors was determined:

- Interrupt does not exist for this processor type.
- No C51 interrupt function exists for this vector number.

See Also: os_enable_isr

Example:

```c
#include <rtx51.h>

void fast_int (void) interrupt 7 using 1 {
    /* C51 int. function, waits for int. 7 */
    /* Uses register bank 1 */
    ... ISR code
}

void isr_manager (void) _task_ 4 _priority_ 1 {
    /* Disable the interrupt with vector number 7 */
    if os_disable_isr (7) {
        ... error handling
    }
    ... task code
}
oi_set_int_masks

Task/ISR function

The system operation, oi_set_int_masks, sets one or more interrupt mask bits immediately.
Since this function is dedicated to non standard cases it does not contain any parameter checks.
Its use should be restricted to the following special cases:

− to manipulate special bits, which are part of the interrupt enable registers. 
  (Example: watchdog control bits on 80C517/80C537 processors)

− to modify interrupt enable bits from inside a C51 interrupt function.

Not to be used for interrupt sources attached to RTX-51 tasks !

Prototype: signed char oi_set_int_masks (unsigned char ien0, 
  unsigned char ien1, 
  unsigned char ien2)

Parameter: ien0, ien1, ien2 represent the bit masks of the interrupt enable registers.
An interrupt source to be enabled explicitly has to set its associated bit. For this parameter the same bit layout is used as defined for the corresponding interrupt enable registers. Depending on the processor type used zero or more of these masks are insignificant. Use as follows:
ien0, ien1, ien2 for processors with 3 interrupt enable registers.
ien0, ien1 for processors with 2 interrupt enable registers
(ien2 is insignificant)
ien0 for processors with 1 interrupt enable register (ien1 and ien2 are insignificant).

Return Value: OK (0):
Function was executed successfully. This return code is always used as this function does no parameter checking at all !

See Also: oi_reset_int_masks
Note: Never change an interrupt enable bit whose interrupt source is attached to a RTX-51 task. This function can not modify the global interrupt enable bit (EA-bit). This bit can be manipulated by the user directly.

Example:

```c
#include <rtx51.h>

void isr_manager (void) _task_ 4 _priority_ 1 {
    /* Enable the serial interrupt of a 8051 */
    oi_set_int_masks (0x10, 0, 0);
    ... task code
}
```
oi_reset_int_masks

Task/ISR function

The system operation, oi_reset_int_masks, resets one or more interrupt mask bits immediately.
Since this function is dedicated to non standard cases it does not contain any parameter checks.
Its use should be restricted to the following special cases:

- to manipulate special bits, which are part of the interrupt enable registers.
  (Example: watchdog control bits on 80C517/80C537 processors)

- to modify interrupt enable bits from inside a C51 interrupt function.

Not to be used for interrupt sources attached to RTX-51 tasks!

Prototype: signed char oi_reset_int_masks (unsigned char ien0,
                                 unsigned char ien1,
                                 unsigned char ien2)

Parameter: ien0, ien1, ien2 represent the bit masks of the interrupt enable registers.
An interrupt source to be disabled explicitly has to set its associated bit. For this parameter the same bit layout is used as defined for the corresponding interrupt enable registers. Depending on the processor type used zero or more of these masks are insignificant. Use as follows:
ien0, ien1, ien2 for processors with 3 interrupt enable registers.
ien0, ien1 for processors with 2 interrupt enable registers (ien2 is insignificant)
ien0 for processors with 1 interrupt enable register (ien1 and ien2 are insignificant).

Return Value: OK (0):
Function was executed successfully. This return code is always used as this function does no parameter checking at all!

See Also: oi_set_int_masks
**Note:** Never change any interrupt enable bit whose interrupt source is attached to a RTX-51 task. This function can not modify the global interrupt enable bit (EA-bit). This bit can be manipulated by the user directly.

**Example:**

```c
#include <rtx51.h>
void isr_manager (void) _task_ 4 _priority_ 1 {
    /* Disable the serial int. of a 8051 */
    /* processor */
    oi_reset_int_masks (0x10, 0, 0);
    ... task code
}
```
## Wait Function

### Function Call Overview

<table>
<thead>
<tr>
<th>Function Name</th>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
</table>
| os_wait       | unsigned int event_selector  
   Specification of requested wait events. Any combination of wait for interrupt, message/semaphore, signal, time-out and interval is allowed. Optionally identification of mailbox or semaphore.  
   unsigned int timeout  
   Time-out in system ticks. Insignificant if no wait for time-out is specified.  
   unsigned int xdata *message  
   Address of buffer (2 bytes) in XDATA space where received message shall be stored. Insignificant if no wait for message is specified. | This is the general wait function of RTX-51. Any combination of events may be selected. If one of the specified events occurs, then task is made ready again (i.e. waiting for events is terminated). |
**os_wait**

Task function

This is the general RTX-51 wait function. All wait functions of tasks are executed using this function. "os_wait" can be used to wait for one or more events. Events can be any combination of an interrupt, signal, interval, time-out or message/token arrived. If one of the specified events occurs, the called task is made READY again (OR’ing the individual events).

Prototype:  
```
signed char os_wait (unsigned char event_selector,  
                    unsigned char timer_ticks,  
                    unsigned int xdata *message)  
```

Parameter:  
- **event_selector** specifies the events which are to be waited for. The value is calculated according to the following simple equation:

\[
event\_selector = \text{event1} + \text{event2} + \text{event3} + \text{event4} + \text{event5} + \text{mbxsem\_nbr} \\
\]

- **event1** = K_MBX (10H) to wait for a message or a token
- **event2** = K_INT (20H) to wait for interrupt
- **event3** = K_SIG (40H) to wait for signal
- **event4** = K_TMO (80H) to wait for time-out
- **event5** = K_IVL (00H) to wait for interval

**mbxsem\_nbr** = 0..7  
Selects the mailbox from which a message is to be received. This specification is only necessary if the waiting for a message/semaphore (K_MBX) was also specified.

Note: Simultaneous waiting on several mailboxes or semaphores is not allowed.

**mbxsem\_nbr** = 8..15  
Selects the semaphore from which a token is to be received. This specification is only necessary if the waiting for a message/semaphore (K_MBX) was also specified.
Note: Simultaneous waiting on several semaphores or mailboxes is not allowed.

Example 1: Wait for interrupt or signal.
event_selector = K_INT + K_SIG

Example 2: Wait for message from mailbox 3 or time-out
event_selector = K_MBX + K_TMO + 3

Example 3: Wait for interrupt or message from mailbox 1
event_selector = K_MBX + K_INT + 1

Example 4: Wait for interrupt or token from semaphore 9
event_selector = K_MBX + K_INT + 9

timer_ticks determines the number of system intervals to occur until a time-out event occurs, if K_TMO was specified (in ‘event_selector’).
Determines the length of interval, if K_IVL was specified (in ‘event_selector’).
Must be set to 0 (or 255) if no wait for time-out or interval has been specified.

0 .. 254:
Number of system intervals for which the event should wait.
If the value 0 was specified, the system checks to see if one of the other specified events has already occurred (interrupt already pending, signal already set, etc.). If no other event was specified, or if no other event occurred, the system function returns to the time-out return value (TMO_EVENT). Otherwise, the corresponding event value is returned.

255:
Endless waiting.

message is a variable (2 bytes) in the XDATA area where the message that is read by the mailbox is to be stored. This parameter is insignificant if no wait for a mailbox message was specified (a null pointer can be specified).
Return Value:

MSG_EVENT (1): A message was received from mailbox and stored in "message".
INT_EVENT (2): An interrupt occurred.
SIG_EVENT (3): A signal was received.
TMO_EVENT (4): A time-out or interval end occurred.
SEM_EVENT (5): A token arrived from semaphore.
NOT_OK (-1): Task wait list is full (more than 16 tasks waiting on a mailbox/semaphore; this error can only occur with the event K_MBX).

See Also:
os_send_message, os_send_token, isr_send_message, isr_recv_message, os_check_mailboxes, os_check_mailbox, os_set_slice

Note:
If C51 operates with an optimization level larger than OPTIMIZE(3), local variables can be kept in registers. The function "os_wait" expects message variables in the XDATA area, however. If an optimization level larger than three is used, the local message variable should be provided with the attribute "static". C51 does not store these types of variables in the registers.
If a wait for time-out is combined with a wait for interval, then the wait for time-out supersedes. In this case only a wait for time-out is done.
A wait for time-out is based on the actual system time, while a wait for interval is based on the last wake-up time of the calling task (thus establishing a regular interval). If there is no last wake-up time stored for a task, then the actual time will be used (this is the case when waiting for interval the first time).
Waiting for a mailbox combined with waiting for a semaphore is not supported. These two wait types are mutually exclusive.

Example 1:

```c
#include <rtx51.h>

void delay_task (void) _task_ 54 _priority_ 2 {  
    for (;;) {  
        /* Wait only for Time-out */  
        os_wait (K_TMO, 100, 0);  
        /* The following functions are all */  
        /* executed 100 system cycles */  
        ....  
        ....  
    }
```
Example 2:

```c
#include <rtx51.h>

void count_task (void) _task_ 2 _priority_ 0 {
    /* Assign external 0 interrupt to this task*/
    if (os_attach_interrupt (0)) {
        ... error handling
    }

    for (;;) { /* Endless loop */
        /* Wait for interrupt or time-out */
        if (os_wait(K_INT+K_TMO, 10, 0)
            == TMO_EVENT){
            /* If int. 0 does not occur within */
            /* 10 system cycles, then */
            /* perform this section */
            ....
        ....
    } else {
        /* The int. occurred within */
        /* 10 system cycles */
        ....
    }
    ... task code
}
```

Example 3:

```c
#include <rtx51.h>

void multiple_wait (void) _task_ 19 {
    static unsigned int xdata mes;
    ....

    switch (os_wait(K_MBX+K_TMO+K_SIG+2, 10, &mes)){
        case MSG_EVENT:
            /* Message receipt from mbox 2 */
            /* in 'mes' */
            ....
            break;
        case SIG_EVENT:
            /* Signal receipt */
            ....
            break;
        case TMO_EVENT:
            /* No int. or message receipt within */
            /* 10 system cycles --> time-out */
            ....
    }
```
....
    ....
    break;
}
# Signal Functions

## Function Call Overview

Available functions are:

<table>
<thead>
<tr>
<th>Function Name</th>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
</table>
| os_send_signal  | unsigned char task_number  
|                 | Identification (number) of signal receiving task.                              | Send a signal to a task.                                                   |
| os_clear_signal | unsigned char task_number  
|                 | Identification (number) of task, whose signal shall be cleared.               | Clear signal of a task.                                                   |
| isr_send_signal | unsigned char task_number  
|                 | Identification (number) of signal receiving task.                            | Send a signal to a task.                                                   |
| os_wait         | unsigned int event_selector  
|                 | Specification of requested wait events. Any combination of wait for interrupt,  
|                 | message/semaphore, signal, time-out and interval is allowed.                | For details see separate chapter about 'os_wait'!                        |
|                 | unsigned int timeout  
|                 | Time-out in system ticks. Insignificant if no wait for time-out is specified. |                                                                             |
|                 | unsigned int xdata *message  
|                 | Address of buffer (2 bytes) in XDATA space where received message shall be stored. |                                                                             |
|                 |                                                                                           | Insignificant if no wait for message is specified.                         |
os_send_signal

Task function

The system operation, os_send_signal, sends a signal to another task. If the task is already waiting for a signal, then it is made READY again by this. Otherwise, the signal is stored in the signal flag of the addressed task.

Prototype:     signed char os_send_signal (unsigned char task_number)

Parameter:      task_number is the identification of the task to where a signal is to be sent.

Return Value:   OK (0): Signal was sent successfully.

NOT_OK (-1):
No signal was sent. The following exception occurred:

- The specified task does not exist.
- The signal flag was already set since the task still has not finished processing (received) a previously sent signal.

See Also:       os_wait, isr_send_signal, os_clear_signal

Example:
#include <rtx51.h>

void xyz_task (void) _task_ 89 _priority_ 0 {
  ...
  /* Send signal to task 19 */
  os_send_signal (19);
  ....
}
**os_clear_signal**

Task function

The system operation, os_clear_signal, clears the signal flag of a certain task; (i.e., a signal possibly stored for the task is cleared). This function is primarily intended for creating defined output states.

Prototype:  
```c
signed char os_clear_signal (unsigned char task_number)
```

Parameter:  
**task_number** is the identification of the task whose signal flag state is to be cleared.

Return Value:  
OK (0):  
Signal flag was cleared successfully.

NOT_OK (-1):  
Function was not executed. The specified task does not exist.

See Also:  
os_wait, os_send_signal, isr_send_signal

Example:  
```c
#include <rtx51.h>

void xyz_task (void) _task_ 89 _priority_ 0 {
  ...task code
  /* Clear signal from task 19 */
  os_clear_signal (19);
  ....
}
```
**isr_send_signal**

ISR Function

A C51 interrupt function sends a signal to a task. If this task is already waiting for a signal, then it is made READY again by this. Otherwise, the signal is stored in the signal flag of the addressed task.

**Prototype:**

```c
signed char isr_send_signal
(unsigned char task_number)
```

**Parameter:**

`task_number` is the identification of the task to where a signal is to be sent.

**Return Value:**

OK (0):
Signal was sent successfully.

NOT_OK (-1):
No signal was sent. The specified task does not exist.

**See Also:**

`os_wait`, `os_send_signal`, `os_clear_signal`

**Example:**

```c
#include <rtx51.h>

void fast_int (void) interrupt 7 using 1 {
  /* C51 int. function, wait for int. 7 */
  /* Uses register bank 1 */
  /* If interrupt 7 occurs, the */
  /* ISR sends a signal to task 19 */
  isr_send_signal (19);
}
```
Message Functions

Function Call Overview

Available functions are:

<table>
<thead>
<tr>
<th>Function Name</th>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>os_send_message</td>
<td>unsigned char mailbox</td>
<td>Send a message to a mailbox. If message list is full, then the task will wait until enough space is available (a timelimit may be chosen).</td>
</tr>
<tr>
<td></td>
<td>Identification (number) of mailbox a message shall be sent to.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Unsigned int message</td>
<td>Message to be sent (2 byte value).</td>
</tr>
<tr>
<td></td>
<td>Unsigned int timeout</td>
<td>Timelimit for waiting in case the message list is full.</td>
</tr>
<tr>
<td>isr_send_message</td>
<td>unsigned char mailbox</td>
<td>Send a message to a mailbox. If message list is full at the moment, then the message will be lost.</td>
</tr>
<tr>
<td></td>
<td>Identification (number) of mailbox a message shall be sent to.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Unsigned int message</td>
<td>Message to be sent (2 byte value).</td>
</tr>
<tr>
<td>isr_recv_message</td>
<td>unsigned char mailbox</td>
<td>Receive a message from a mailbox, if any is stored in it.</td>
</tr>
<tr>
<td></td>
<td>Identification (number) of mailbox a message shall be received from.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>unsigned int xdata *message</td>
<td>Address of buffer (2 bytes) in XDATA space where received message shall be stored.</td>
</tr>
<tr>
<td>Function Name</td>
<td>Parameter</td>
<td>Description</td>
</tr>
<tr>
<td>---------------</td>
<td>-----------</td>
<td>-------------</td>
</tr>
<tr>
<td>os_wait</td>
<td>unsigned int event_selector</td>
<td>Specification of requested wait events. Any combination of wait for interrupt, message/semaphore, signal, time-out and interval is allowed. Optionally identification of mailbox or semaphore.</td>
</tr>
<tr>
<td></td>
<td>unsigned int timeout</td>
<td>Time-out in system ticks. Insignificant if no wait for time-out is specified.</td>
</tr>
<tr>
<td></td>
<td>unsigned int xdata *message</td>
<td>Address of buffer (2 bytes) in XDATA space where received message shall be stored. Insignificant if no wait for message is specified.</td>
</tr>
</tbody>
</table>

This is the general wait function of RTX-51. Any combination of events may be selected. If one of the specified events occurs, then task is made ready again (i.e. waiting for events is terminated). For details see separate chapter about 'os_wait'!
os_send_message

Task function

The system operation, os_send_message, sends a message to a certain mailbox. A message is a 2-byte value which can be defined by the user according to requirements, either directly as a data value or as pointer to a data buffer.

If the message list of the mailbox is full, the calling task is blocked. The task is made READY again only after another task receives a message (and therefore has made space) or the selectable time limit has exceeded.

A mailbox can store a maximum of 8 messages. A maximum of 16 tasks can wait at a full mailbox.

Prototype: signed char os_send_message (unsigned char mailbox, unsigned int message, unsigned char timeout)

Parameter: mailbox is the identification of the mailbox. Permissible values are 0..7.

message is the message to be sent (2-byte value).

timeout is the time limit for the wait time for a full message list. The parameter can have the following values in this case:

0..254: Number of system intervals to be waited for in the case of a full mailbox. If the value 0 was specified and the mailbox is already full when the function is called, no wait is made (conditional waiting).

255: Wait until space exists in the mailbox again ("end-less" waiting).

Return Value: OK (0): The message was sent to the mailbox successfully.

NOT_OK (-1):
The message could not be sent to a mailbox. One of the following exceptions occurred:

- Task wait list for writing tasks is full (this is only possible if more than 16 tasks want to write to the same mailbox).
- Specified mailbox does not exist (wrong mailbox parameter).
- Time-out when waiting for a full message list.

See Also: os_wait, isr_send_message, isr_recv_message, os_check_mailboxes, os_check_mailbox

Note:

"timeout" = 0:
If message list is full, return value NOT_OK is immediately returned.

"timeout" = 255:
Identical to "timeout" = infinite.

Example:

```c
#include <rtx51.h>

void producer (void) _task_ 6 _priority_ 2 {
    int data;

    data = 0x1250;
    /* Send data in the var. "data" to mailbox 3 */
    /* If the mailbox is already full, wait for a */
    /* maximum of 10 system clock cycles */
    if (os_send_message (3, data, 10)) {
        ... error handling
    }
}
```
**isr_send_message**

Interrupt Service Routine (ISR) Function

A C51 interrupt function sends a message to a certain mailbox. A message is a 2-byte value which, according to requirements, is either directly defined by the user as a data value or as a pointer to a data buffer.

If the message list of the mailbox is full, the message is lost.

A mailbox can store a maximum of 8 messages.

**Prototype:**

```c
signed char isr_send_message (unsigned char mailbox, unsigned int message)
```

**Parameter:**

- **mailbox** is the identification of the mailbox. Permissible values are 0..7.
- **message** is the message to be sent (2-byte value).

**Return Value:**

- **OK (0):** Message was sent successfully.
- **NOT_OK (-1):** Function was not executed. The specified mailbox does not exist.

**See Also:**

- os_wait, os_send_message, isr_recv_message, os_check_mailbox, os_check_mailbox

**Example:**

```c
#include <rtx51.h>

void fast_int (void) interrupt 7 using 1 {
    /* C51 int. function, wait for int. 7 */
    /* Uses register bank 1 */
    /* Sends value 1 to mailbox 2 */
    isr_send_message (2, 1);
}
```
**isr_recv_message**

Interrupt Service Routine (ISR) Function

A C51 interrupt function receives a message from a mailbox, providing one is available. C51 interrupt function can not wait at a mailbox if no message is available.

**Prototype:**

```c
signed char isr_recv_message (unsigned char mailbox, unsigned int xdata *message)
```

**Parameter:**

- `mailbox` is the identification of the mailbox from which the message is to be received.
- `message` is a 2-byte variable in the XDATA area where the message read by mailbox is stored.

**Return Value:**

- **OK (0):** A message was received and stored in "message".
- **NOT_OK (-1):** No message could be received. One of the following exceptions was determined:
  
  - Specified mailbox does not exist.
  - No message was available (mailbox empty).

**See Also:**

`os_wait`, `os_send_message`, `isr_send_message`, `os_check_mailboxes`, `os_check_mailbox`

**Note:**

An Interrupt Service Routine (ISR) always waits only for the interrupt assigned to it. Waiting for a message is therefore not possible.

**Example:**

```c
#include <rtx51.h>

void fast_int (void) interrupt 7 using 1 {
    /* C51 int. function, wait for int. 7 */
    /* Uses register bank 1 */
    static unsigned int xdata data;

    /* Read from mailbox 2 in the variable "data" */
    isr_recv_message (2, &data);
}
```
Semaphore Functions

Function Call Overview

Available functions are:

<table>
<thead>
<tr>
<th>Function Name</th>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>os_send_token</code></td>
<td><code>unsigned char semaphore</code> Identification (number) of semaphore token shall be sent to.</td>
<td>Send a token to semaphore.</td>
</tr>
<tr>
<td><code>os_wait</code></td>
<td><code>unsigned int event_selector</code> Specification of requested wait events. Any combination of wait for interrupt, message/semaphore, signal, time-out and interval is allowed. Optionally identification of mailbox or semaphore. <code>unsigned int timeout</code> Time-out in system ticks. Insignificant if no wait for time-out is specified. <code>unsigned int xdata *message</code> Address of buffer (2 bytes) in XDATA space where received message shall be stored. Insignificant if no wait for message is specified.</td>
<td>This is the general wait function of RTX-51. Any combination of events may be selected. If one of the specified events occurs, then task is made ready again (i.e. waiting for events is terminated). For details see separate chapter about 'os_wait'!</td>
</tr>
</tbody>
</table>
os_send_token

Task function

The system operation, os_send_token, sends one or more tokens to semaphore.

Prototype:  

```c
signed char os_send_token (unsigned char semaphore)
```

Parameter:  

- `semaphore` is the number of the desired semaphores. Permissible values are 8..15.

Return Value:  

- **OK:** Token was sent successfully.
- **NOT_OK:** Function not completed successfully. One of the following exceptions was determined:
  - Specified semaphore does not exist.
  - Semaphore contains already a token.

See Also:

- os_wait

Example:

```c
#include <rtx51.h>

void userapp_task5 (void) _task_ 5 _priority_ 3 {
    ...
    /* We send a token to semaphore 14 */
    if (os_send_token (14) {
        /* Token could not be sent to semaphore. */
        ... exception handling
    }
}
Memory Management

Function Call Overview

Available functions are:

<table>
<thead>
<tr>
<th>Function Name</th>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>os_create_pool</td>
<td>unsigned int block_size</td>
<td>Create and initialize a memory pool, which contains blocks of a selectable size.</td>
</tr>
<tr>
<td></td>
<td>void xdata *memory</td>
<td>Size of memory blocks to be managed in pool.</td>
</tr>
<tr>
<td></td>
<td>unsigned int mem_size</td>
<td>Address of user defined memory area to be used for pool.</td>
</tr>
<tr>
<td>os_get_block</td>
<td>unsigned int block_size</td>
<td>Obtain a block of memory from a pool.</td>
</tr>
<tr>
<td></td>
<td>Identification of pool, from which a memory block shall be obtained. Memory pools are identified by the size of blocks they contain.</td>
<td></td>
</tr>
<tr>
<td>os_free_block</td>
<td>unsigned int block_size</td>
<td>Return a memory block to a pool.</td>
</tr>
<tr>
<td></td>
<td>Identification of pool, to which a memory block shall be returned. Memory pools are identified by the size of blocks they contain.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>void xdata *block</td>
<td>The starting address of the block to be returned.</td>
</tr>
</tbody>
</table>

Example for a Buffer Pool Application

In many data collecting systems data is acquired by a fast, interrupt-driven routine (typically an ISR) and then passed to one or more tasks for subsequent processing.

Basically there are two ways to implement the data passing between such an ISR and tasks.
1. The complete collected data is written to one or more of the mailboxes that
tasks are waiting for.

2. The collected data is stored in a buffer and the buffer address is passed via
one or more mailboxes to tasks. A pool of buffers is used. The task which
processes the buffer data finally returns the freed buffer to the pool. The
front-end ISR requests a buffer from this buffer pool each time it is activated.

The implementation of solution 1.) with RTX-51 is straightforward. But, for an
implementation of solution 2.) the fact that an ISR cannot request a buffer from a
pool directly seems to be a disadvantage. This problem, however, may be solved
easily with RTX-51, when the following approach is used:

- One of the consuming tasks creates a buffer pool by use of "os_create_pool".
  It then requests as many buffers from it, as shall be used for data exchange
  between tasks and the front-end ISR. It then writes all these buffer addresses
to a mailbox (by "os_send_message").

- The front-end ISR obtains a buffer by reading a buffer address from this
  mailbox (by "isr_recv_message"). It then fills in its collected data and sends
  the buffer reference to a processing task (via a different mailbox).

- The processing task may now modify or consume this data. It then passes the
  buffer reference to another task, if further processing is required. Or it may
  return it to the mailbox containing all the free buffer addresses by an
  "os_send_message".
os_create_pool

Task function

The system operation, os_create_pool, produces a selectable number of blocks in
a memory pool. The individual blocks can be referenced or returned again
afterwards with the system functions "os_get_block" or with "os_free_block",
respectively. The memory area to be managed is defined by the user and is
always located in the XDATA address space. Several groups of various block
sizes can be defined corresponding to the requirements of the application. RTX-
51 can manage a maximum of 16 pools with up to 255 blocks each.

Prototype:   signed char os_create_pool (unsigned int block_size,
                        void xdata *memory,
                       unsigned int mem_size)

Parameter:   block_size defines the usable size of the individual blocks.
             Only one pool can be defined per block size.

            *memory designates the start address of the memory area to
             be managed.

            mem_size defines the size of the area to be managed.

Return Value:   OK (0):
                The memory pool was produced successfully.

                NOT_OK (-1):
                No memory pool could be produced. The following
                exception occurred:

                ■ The specified values for "block_size" and "mem_size" do
                  not permit the creation of a pool.
                ■ 16 pools were already defined.

See Also:   os_get_block, os_free_block, os_check_pool

Note:   In addition to the memory blocks, the management data of
        the system is also stored in the memory area available. An
        additional two bytes are required by the system for each
        defined memory block. For this reason, the number of
produced blocks is sometimes smaller than the value calculated by "mem_size" DIV "block_size".

Example:

```c
#include <rtx51.h>

void pool_task (void) _task_ 0 _priority_ 0 {
    int pool_mem[1000];
    if (os_create_pool (128, pool_mem, sizeof(pool_mem))){
        ... error handling
    }
}
```
**os_get_block**

Task function

The system operation, os_get_block, gets a memory block from the memory pool referenced by the block size. A pool which contains the required block size must have been created in advance (parameters "block size" for "os_create_pool").

**Prototype:**
```c
void xdata *os_get_block (unsigned int block_size)
```

**Parameter:**
- `block_size` is the desired block size. A pool must exist which contains the blocks of the required size.

**Return Value:**
- `<> 0:` Pointer to a memory block of desired size. The pointer returned is of the type "void"; it can therefore point to every data type (application specific)
- `= 0:` "null pointer"/ No block could be allocated. One of the following errors was determined:
  - No block is available (all used.)
  - No pool exists which contains the blocks of the required size.

**See Also:** os_create_pool, os_free_block, os_check_pool

**Example:**
```c
#include <rtx51.h>

void pool_task (void) _task_ 0 _priority_ 0 {
    int pool_mem[1000];
    int xdata *new_ptr;

    /* Create a memory pool with a block size of */
    /* 2 bytes */
    if (os_create_pool (2, pool_mem, sizeof(pool_mem))) {
        ... error handling
    }

    /* Request an element */
    if (((new_ptr = os_get_block (2)) == 0) {
        ... error handling
    }

    /* Assign value 3291 to the received block */
    *new_ptr = 3291;
```
os_free_block

Task function

The system operation, os_free_block, returns a memory block to the associated pool. After calling this function, the calling task must not execute any more operations in this memory block.

Prototype: signed char os_free_block (unsigned int block_size, void xdata *block)

Parameter: block_size is the actual block size. A pool must exist which contains the blocks of the required size.

block designates the returned block.

Return Value: OK (0): Block was returned correctly.

NOT_OK (-1): Block could not be returned. One of the following exceptions occurred:

- Invalid block address.
- Block was never referenced with "os_get_block".

See Also: os_create_pool, os_get_block, os_check_pool

Note: The system operation ‘os_free_block’ has limited capabilities to detect wrong block addresses. Because of this a return value of OK may be returned, even if an invalid block address was specified.

Example:
```c
#include <rtx51.h>

void pool_task (void) _task_ 0 _priority_ 0 {
    int xdata *new_ptr;
    /* Request an element */
    if ((new_ptr = os_get_block (2)) == 0) {
        ... error handling
    }

    /* Assign value 3291 to the received block */
    *new_ptr = 3291;
```
..... further processing

/* Return block (depending on application) */
/* to pool */
os_free_block (2, new_ptr);
}
Management of the System Clock

Function Call Overview

Available functions are:

<table>
<thead>
<tr>
<th>Function Name</th>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>os_set_slice</td>
<td>unsigned int timeslice</td>
<td>Sets a new system time interval.</td>
</tr>
<tr>
<td></td>
<td>New timeslice in number of processor cycles.</td>
<td></td>
</tr>
</tbody>
</table>
**os_set_slice**

Task function

The system operation system, os_set_slice, sets the system time interval; i.e., the time period between the interrupts of the system clock. This period is the basic system interval for all RTX-51 time-out functions and for the round-robin scheduling.

Prototype: 

```
signed char os_set_slice (unsigned int timeslice)
```

Parameter:  

`timeslice` defines the time interval in number of processor cycles (corresponding to microseconds with a processor clock of 12 Mhz). Permissible values are 1000..40000. Values above 10000 are recommended.

After "os_start_system", a time interval is automatically set to 20000.

Return Value:

OK (0):
Time interval was reset.

NOT_OK (-1):
Function not executed since an invalid value specifies time

Example:

```
#include <rtx51.h>

void xyz_task (void) _task_ 0 _priority_ 0 {
    ....
    os_set_slice (3000);
    ....
}
```
# Debug Functions

## Function Call Overview

Available functions are:

<table>
<thead>
<tr>
<th>Function Name</th>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>os_check_tasks</td>
<td><code>t_rtx_alltasktab xdata *table</code> Address of a memory area where a task state table can be stored.</td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>unsigned char task_number</code> Identification (number) of task.</td>
<td>Extracts task state information from RTX system data. This data is stored at a user declared memory area.</td>
</tr>
<tr>
<td>os_check_task</td>
<td><code>t_rtx_onetasktab xdata *table</code> Address of a memory area where a task state table can be stored.</td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>unsigned char task_number</code> Identification (number) of task.</td>
<td>Extracts detailed status information about a particular task from RTX system data. This data is stored at a user declared memory area.</td>
</tr>
<tr>
<td>os_check_mail-boxes</td>
<td><code>t_rtx_allmbxtab xdata *table</code> Address of a memory area where a mailbox state table can be stored.</td>
<td></td>
</tr>
<tr>
<td>os_check_mailbox</td>
<td><code>unsigned char mailbox</code> Identification (number) of mailbox.</td>
<td>Extracts mailbox state information from RTX system data. This data is stored at a user declared memory area.</td>
</tr>
<tr>
<td></td>
<td><code>t_rtx_onembxtab xdata *table</code> Address of a memory area where a mailbox state table can be stored.</td>
<td></td>
</tr>
<tr>
<td>os_check_sema-phores</td>
<td><code>t_rtx_alisemtab xdata *table</code> Address of a memory area where a semaphore state table can be stored.</td>
<td></td>
</tr>
<tr>
<td>os_check_sema-phore</td>
<td><code>unsigned char semaphore</code> Identification (number) of semaphore.</td>
<td>Extracts semaphore state information from RTX system data. This data is stored at a user declared memory area.</td>
</tr>
<tr>
<td></td>
<td><code>t_rtx_onesemtab xdata *table</code> Address of a memory area where a semaphore state table can be stored.</td>
<td></td>
</tr>
<tr>
<td>os_check_pool</td>
<td><code>unsigned int block_size</code> Identification of pool (size of blocks contained in it).</td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>t_rtx_blockinfo xdata *table</code> Address of a memory area where a pool state table can be stored.</td>
<td>Extracts detailed status information about a particular memory pool from RTX system data. This data is stored at a user declared memory area.</td>
</tr>
</tbody>
</table>
**os_check_tasks**

Task function

The system operation, os_check_tasks, returns information about the status of all tasks in the system. The information is stored in a table (in XDATA memory), to be declared by the user.

**Prototype:**

```c
signed char os_check_tasks
(t_rtx_alltasktab xdata *table)
```

**Parameter:**

*table points to a table (in XDATA memory) which was declared by the user. The system call stores the determined information in this table.

The table contains the following structure (defined in RTX51.H):

```c
typedef struct {
    unsigned char task_number;
    unsigned char state;
    t_rtx_alltasktab[19];
} t_rtx_alltasktab;
```

"task_number" designates the number assigned to the task in the C51 task declaration.

"state" designates the task state:

- **K_READY** Task is READY
- **K_RUNNING** Task is RUNNING (ACTIVE)
- **K_BLOCKED** Task is WAITING (BLOCKED)
- **K_DELETED** Task does not exist or is deleted

**Return Value:**

- **OK (0):** Function executed successfully.
- **NOT_OK (-1):** Function not executed.

**See Also:** os_check_task
Example:

```c
#include <rtx51.h>

void xyz_task (void) _task_ 0 _priority_ 0 {
    t_rtx_alltasktab xdata table;
    os_check_tasks (&table);
}
```
os_check_task

Task function

The system operation, os_check_task, returns detailed information about a certain task. The information is stored in a table, to be declared by the user.

Prototype:  

```c
signed char os_check_task (unsigned char task_number,  
                         t_rtx_onetasktab xdata  
                                *table)
```

Parameter:  

- **task_number** is the identification of the task where information is to be returned.
- **table** is a table which was declared by the user. The system call stores the determined information in this table.

The table contains the following structure (defined in RTX51.H):

```c
typedef struct {  
    unsigned char state;  
    unsigned int  flags;  
} t_rtx_onetasktab;
```

"state" designates the task state:

- **K_READY** Task is READY.
- **K_RUNNING** Task is RUNNING (ACTIVE).
- **K_BLOCKED** Task is WAITING (BLOCKED).
- **K_DELETED** Task does not exist or is deleted.

"flags" contains the signal and all wait flags (value=1 -> task waits). The individual bits are assigned as depicted below:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Signal Flag (SR)</th>
<th>Task Waits for Time-Out/Interval (WT)</th>
<th>Task Waits for Signal (WS)</th>
<th>Task Waits for Interrupt (WI)</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>14</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>13</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>12</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Signal Flag (SR)</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Task Waits for Time-Out/Interval (WT)</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Task Waits for Signal (WS)</td>
</tr>
<tr>
<td>9</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Task Waits for Interrupt (WI)</td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>
WM/WN = 00: Task waits not for mailbox/semaphore
     = 01: Task waits for semaphore
     = 10: Task waits for message
            (mailbox READ wait list)
     = 11: Task waits for room in message list
            (mailbox WRITE wait list)

M0, M1 and M2 contain the identification of the type of
mailbox/semaphore for which the task waits (not defined if
task does not wait for mailbox/semaphore).

Permissible values are: 0..7. If WM/WN indicates a
semaphore wait, then 8 has to be added to this number to
obtain the semaphore number.

Return Value:
OK (0):
Function executed successfully.

NOT_OK (-1):
Function not executed.

See Also:
os_check_tasks

Example:
#include <rtx51.h>

void xyz_task (void) _task_ 0 _priority_ 0 {
    t_rtx_onetasktab xdata table;

    os_check_task (12, &table);

    ....
}
os_check_mailboxes

Task function

The system operation, os_check_mailboxes, returns information about the state of all mailboxes. The information is stored in a table (in XDATA memory), to be declared by the user.

Prototype:  

```c
signed char os_check_mailboxes ( 
    t_rtx_allmbxtab xdata *table)
```

Parameter:  

- `table` is a table declared by the user (in XDATA memory). The system call stores the determined information in this table.

The table contains the following structure (defined in RTX51.H):

```c
typedef struct { 
    unsigned char message_cnt; 
    unsigned char read_task_cnt; 
    unsigned char write_task_cnt; 
} t_rtx_allmbxtab[8];
```

The following is allocated for each mailbox: three counter values for the number of stored messages (message_cnt), number of tasks waiting for messages (read_task_cnt), and number of tasks which are waiting to store a message (write_task_cnt).

Return Value:  

- **OK (0):** Function executed successfully.
- **NOT_OK (-1):** The function could not be executed.

See Also:  

- os_check_mailbox

Example:  

```c
#include <rtx51.h>

void xyz_task (void) _task_ 0 _priority_ 0 { 
    t_rtx_allmbxtab xdata table;
```
if (os_check_mailboxes (stable)) {
  ... error handling
}

....
... Evaluation of the table
os_check_mailbox

Task function

The system operation, os_check_mailbox, returns detailed information about the state of a certain mailbox. The information is stored in a table (in XDATA memory), to be declared by the user.

Prototype:  
\[
\text{signed char os_check_mailbox (unsigned char mailbox,} \\
\text{t_rtx_onembxtab xdata *table)}
\]

Parameter:  
\text{mailbox} is the identification of the desired mailbox. Values between 0 and 7 are allowed, according to the eight predefined mailboxes.

\text{*table} points to a table (in XDATA memory) which was declared by the user. The system call stores the determined information in this table.

The table contains the following structure (defined in RTX51.H):

\[
\text{typedef struct } \\
\text{ } \\
\text{ } \\
\text{ } \\
\text{ } \\
\text{ } \\
\text{ } \\
\text{ } \\
\text{ } \\
\text{ } \\
\text{ } \\
\text{ } \\
\text{ }}
\]

\text{t_rtx_onembxtab};

The following is allocated for the desired mailbox: the three count values for number of stored messages (message_cnt), number of tasks waiting for messages (read_task_cnt), and number of tasks waiting to store a message (write_task_cnt).

Since either "write_task_cnt" or "read_task_cnt" is equal to zero, only a single list is necessary for the waiting tasks (wait_tasks). The identifications of the waiting tasks, assigned according to the waiting period (index 0 for longest waiting task), are stored in this.

Stored messages are placed in the message list (messages)
Return Value: OK (0):
Function executed successfully.

NOT_OK (-1):
Function not executed.

See Also: os_check_mailboxes

Example:
```c
#include <rtx51.h>

void xyz_task (void) _task_ 0 _priority_ 0 {
    t_rtx_onembxtab xdata table;
    if (os_check_mailbox (2, &table)) {
        ... error handling
    }
...
    ... Evaluation of the table
}
os_check_semaphores

Task function

The system operation, os_check_semaphores, returns information about the state of all semaphores. The information is stored in a table (in XDATA memory), to be declared by the user.

Prototype:  

```c
signed char os_check_semaphores (  
    t_rtx_allsemtab xdata *table)
```

Parameter:  

`table` is a table declared by the user (in XDATA memory). The system call stores the determined information in this table.

The table contains the following structure (defined in RTX51.H):

```c
typedef struct {  
    unsigned char status;
} t_rtx_allsemtab[8];
```

The following is allocated for each semaphore: a status byte, which can accept one of three different values:

- 0 = token stored
- 1 = no token stored / no waiting task(s)
- 2 = no token stored / waiting task(s)

Use (semaphore_number - 8) as index to this table.

Return Value:  

OK (0):  
Function executed successfully.

NOT_OK (-1):  
The function could not be executed.

See Also:  
os_check_semaphore
Example:

```c
#include <rtx51.h>

void xyz_task (void) _task_ 0 _priority_ 0 {
    t_rtx_allsemtab xdata table;
    if (os_check_semaphores (&table)) {
        ... error handling
    }
    ... Evaluation of the table
}
```
**os_check_semaphore**

Task function

The system operation, `os_check_semaphore`, returns detailed information about the state of a certain semaphore. The information is stored in a table (in XDATA memory), to be declared by the user.

**Prototype:**

```c
signed char os_check_semaphore
        (unsigned char semaphore,
         t_rtx_onesemtab xdata *table)
```

**Parameter:**

- **semaphore** is the identification of the desired semaphore. Values between 8 and 15 are allowed, according to the eight predefined semaphores.

- **table** points to a table (in XDATA memory) which was declared by the user. The system call stores the determined information in this table.

The table contains the following structure (defined in RTX51.H):

```c
typedef struct {
    unsigned char token_flag;
    unsigned char task_count;
    unsigned char wait_tasks[15];
} t_rtx_onesemtab;
```

The following is allocated for the desired semaphore: the state of the token flag (1=token available/0=no token), number of tasks waiting for token(s) and a list of all waiting tasks, if any.

Use `(semaphore_number - 8)` as index to this table.

**Return Value:**

- **OK** (0):
  Function executed successfully.

- **NOT_OK** (-1):
  Function not executed.
See Also: os_check_semaphores

Example:

```c
#include <rtx51.h>

void xyz_task (void) _task_ 0 _priority_ 0 {
    t_rtx_onesemtab xdata table;

    if (os_check_semaphore (12, &table)) {
        ... error handling
    }

    ... Evaluation of the table
}
os_check_pool

Task function

The system operation, os_check_pool, returns information about the use of all blocks of a memory pool. The information is stored in a table, to be declared by the user.

Prototype:  

```c
signed char os_check_pool (unsigned int block_size, 
                         t_rtx_blockinfo xdata *table)
```

Parameter:

- **block_size** selects the pool where information is to be returned. "block_size" is the block size of the desired pool.

- **table** is a table which was declared by the user. The system call stores the determined information in this table.

The table contains an entry for each block of the pool and contains the following structure (defined in RTX51.H):

```c
typedef struct {
    void xdata *block;
    signed char task_number;
} t_rtx_blockinfo[255];
```

"block" identifies a certain block (non-existent blocks are identified with a null pointer).

"task_number" is the identification of a task which controls the block.

Return Value:

- **OK (0):** Function executed successfully.

- **NOT_OK (-1):** Function not executed.
Example:

```c
#include <rtx51.h>

void xyz_task (void) _task_ 0 _priority_ 0 {
    t_rtx_blockinfo xdata table;
    os_check_pool (2, &table);
    ...
    ... Evaluation of the table
}
```
Chapter 5. Configuration

By means of configuration file RTXSETUP.INC, RTX-51 can be adapted to various members of the 8051 processor family and to application-specific requirements.

The following system values can be configured above all:

- Type of 8051 family CPU used
- 8051 hardware timer to be used for the system clock
- Initial interrupt enable register values
- Fast task stack- and environment size
- Standard task context stack size
- Reentrant stack size
- Timesharing option (round-robin scheduling)
- Bankswitching support
- Interrupt table base address
- Mailbox support
- Semaphore support

After changing the configuration in RTXSETUP.INC, the module RTXCONF.A51 must be reassembled.
The following command is required to re-build RTXCONF.OBJ:

```
A51 RTXCONF.A51 DEBUG
```

User-Configurable Values

The following system constants are defined in configuration file RTXCONF.A51. RTX-51 can be adapted to application-specific requirements, by means of these values:

- `?RTX_CPU_TYPE:`
Enter here the RTX code appropriate for your hardware. This number may be determined from the list of all supported 8051 family microprocessors, shown in the section “Number of the Processor Type Used”.

- `?RTX_SYSTEM_TIMER:`
Enter here the number of the hardware timer to be used by RTX-51 as the system clock source. Depending on the particular CPU type timer 0, 1 or 0, 1
and 2 may be selected. If timer 2 is selected and the specified CPU does not support this option, then an error message will appear while assembling RTXCONF.A51.

\[
\begin{align*}
=0: & \text{ If hardware Timer 0 of the processor is to be used (default)} \\
=1: & \text{ If hardware Timer 1 of the processor is to be used.} \\
=2: & \text{ If hardware Timer 2 of the processor is to be used.}
\end{align*}
\]

- \texttt{?RTX_IE_INIT, ?RTX_IEN1_INIT, ?RTX_IEN2_INIT}: Enter here the initial value for the IE register. RTX-51 sets all unused ENABLE bits to 0 in the INTERRUPT ENABLE masks of the processor. For some 8051 processors, certain bits of the INTERRUPT ENABLE masks are used for purposes other than to enable/disable the interrupt sources (e.g., for 80515, the watchdog start bit in the IEN1 register). The respective initial value of these types of special bits can be defined using these three constants. Note that these numbers have to be entered in hexadecimal representation. However, the actual INTERRUPT ENABLE bits must not be set to 1 with these constants! RTX-51 must contain sole control over the INTERRUPT ENABLE bits.

- \texttt{?RTX_INTSTKSIZE}: Enter here the number of the bytes to be used per Fast Task by stack and environment size. More details about this configuration are shown in the section “Indirect-Addressable Internal Memory (IDATA)” (page 104). Default value is 12 bytes.

- \texttt{?RTX_EXTSTKSIZE}: Enter here the number of bytes available per Standard Task to save stack data in the context. More details about this configuration are shown in the section “External Memory (XDATA)” (page 106). Default value is 32 bytes.

- \texttt{?RTX_EXTRENTSIZE}: Enter here the number of bytes available per Task to keep its private reentrant stack. More details about this configuration are shown in the section “External Memory (XDATA)” (page 106). Default value is 100 bytes.

- \texttt{?RTX_TIMESHARING}: If the time sharing option is enabled, tasks of priority 0 will be switched in a round-robin scheme. This switching will take place each time a system interval (system tick) ends and is restricted to ready tasks of priority 0.

\[
\begin{align*}
=0: & \text{ The task switching without round-robin scheduling is used.} \\
=1: & \text{ Round-robin scheduling is used.}
\end{align*}
\]
- **?RTX_BANKSWITCHING:**
  If the C51 bank switching scheme is to be used, then this option must be switched ON. Otherwise some memory space and execution time can be saved when this option is switched OFF. Please note, that the switch ?B_RTX contained in file L51_BANK.A51 has to be set to 1, if bank switching is used. See the PK51 User’s Manuals for details about the bank switching implementation.
  
  =0:
  No bank switching support is provided by RTX-51.
  
  =1:
  The BL51 bank switching scheme is supported by RTX-51.

- **?RTX_INTBASE:**
  Normally the interrupt table is located at address 0000H. For special hardware configurations, like flash EPROM systems, interrupts may need to be rerouted to a table at a different address. If an address different than 0000H is used, then the user has to supply code to reroute each used interrupt vector to an address with the offset declared as ?RTX_INTBASE.

- **?RTX_MAILBOX_SUPPORT:**
  This flag determines if memory is allocated for the mailbox FIFO’s or not. If set to 0, then no wait for a mailbox is possible. Associated RTX calls will return a NOT_OK in this case.
  Set to 1 if mailbox functions are to be used.

- **?RTX_SEMAPHORE_SUPPORT:**
  This flag determines if memory is allocated for the semaphore FIFO’s or not. If set to 0, then no wait for a semaphore is possible. Associated RTX calls will return a NOT_OK in this case.
  Set to 1 if semaphore functions are to be used.

- **?RTX_USE_IDLE:**
  This flag determines if the CPU is switched to idle mode during system idle time. During idle mode the program execution is stopped, while all peripherals including the interrupt controller stay active. If set to 0, then a busy wait loop is done during system idle time.
  Please note, that not all CPUs support this idle mode function (see manufacturer’s data sheet). Do not select this option if the CPU is not able to support it.
Memory Assignment

The following section presents a general overview on the memory assignment of RTX-51.

Values which can be adapted by the user in the configuration file are characterized as such.

Direct-Addressable Internal Memory (DATA)

The DATA area of the processor is assigned by RTX-51 in the following way:

- Register bank 0 for standard tasks
  --> 8 bytes

- Register banks 1, 2 and 3 for fast tasks or C51 interrupt functions (if defined)
  --> Maximal 3 * 8 bytes


- 3 bytes for each INTERRUPT ENABLE register supported by the 8051 processor are used. (segment ?RTX?INT_MASK?RTXCONF)
  --> 3 bytes for processors with one IE register (e.g., 8051)
  --> 6 bytes for processors with two IE registers (e.g., 80C515)
  --> 9 bytes for processors with three IE registers (e.g., 80C517)

Indirect-Addressable Internal Memory (IDATA)

RTX-51 stores the three maximum possible fast task stacks (corresponding to the maximum three active fast tasks in the system) and the stack for the standard tasks in the IDATA area of the 8051. The stacks are normally stored at the end of the IDATA area. In this case, the individual stack areas are assigned corresponding to the 8051 conventions (lowest to highest addresses).
Table: Stack Layout for RTX-51

<table>
<thead>
<tr>
<th>Segment</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>?STACK</td>
<td>Size given by the remaining free memory (minimal 20 bytes)</td>
</tr>
<tr>
<td>?RTX?FTASKDATA?3</td>
<td>Size configurable with ?RTX_INTSTKSIZE (minimal 9 bytes)</td>
</tr>
<tr>
<td>?RTX?FTASKDATA?1</td>
<td>Size configurable with ?RTX_INTSTKSIZE (minimal 9 bytes)</td>
</tr>
</tbody>
</table>

Figure 5: Stack-Layout for RTX-51

- Segments ?RTX?FTASKDATA?1/2/3:
  - The fast tasks stack areas are each used from one individual fast task. Only the stack pointer must be reset during a task change (especially fast task change possible). The stack area of a fast task is used in the following manner by RTX-51:
  - 3 bytes are required for internal purposes
  - 2 bytes contain the start address of the tasks
  - 4 bytes (maximum) are required for RTX-51 system calls
The size (in bytes) of the fast task stacks can be defined in the configuration file using the constant `RTX_INTSTKSIZE`. It should not be selected smaller than 9 bytes.

- **Segment `STACK`:**
  
  Segment `STACK` is used by RTX-51 for all standard task stacks. In the case of a task change, the current contents of this stack segment must be stored in the XDATA RAM in the task context of the corresponding task. Afterwards, the stack of the new task must be fetched in this segment (see section "External Memory (XDATA)" below).

  Segment `STACK` is used by RTX-51 in the following way:

  - 9 bytes are assigned by the system clock (in the case of periodic occurrence of the system clock interrupt)
  - 4 bytes are required for RTX-51 system calls assigned by RTX-51 if the standard task is interrupted by an interrupt
  - 2 bytes contain the start

  The minimum size of the standard task stack is 20 bytes. The size cannot be configured directly. Instead, the entire IDATA memory is used for the standard task stack. If this space is smaller than 20 bytes, the linker issues an error message.

### External Memory (XDATA)

The XDATA memory of the processor is assigned by RTX-51 with the following areas fixed in size (cannot be configured):

- Approximately 825 bytes for common system variables (segments `RTX_SYS_PAGE`, `RTX_AUX_PAGE`, `RTX_SEM_PAGE` and `RTX_MBX_PAGE`). If semaphore support is not configured, then 128 bytes can be saved. If mailbox support is not configured, then 256 bytes can be saved.

- **Segment `USER_NUM_TABLE`** with a size corresponding to the largest used task number + 1

The following segment whose size can be configured is stored in XDATA memory by RTX-51 for each standard task:
Segment `RTX?TASKCONTEXT?x` where x=task number

- Area for the reentrant stack of the standard task (compact reentrant stack)
  
- Area for storing the task stack during a task change
  
- Area for storing registers during a task change

Size max. 256 bytes

Size configurable with `?RTX_EXTRENTSIZE`

Space is only reserved if reentrant functions are used

Size can be configured with `?RTX_EXTSTKSIZE`

Constant size 17 bytes

Figure 6: Standard Task Context-Layout for RTX-51

Segment `RTX?TASKCONTEXT?x` (where x=task number) is divided into three parts:

- Area for storing the processor registers and RTX-51 status information. This area has a constant size of 17 bytes.

- Area for storing the task stack. The current contents of segment `?STACK` are copied into this area during a task change. The size of this area is selected with the constant `?RTX_EXTSTKSIZE`. It is purposeful that the size of segment `?STACK` somewhat agrees with this. This area is assigned with addresses (lowest to highest) corresponding to the 8051 stack conventions.

- Area for the reentrant stack of the C51 functions with the reentrant-attribute. This area is as stored by RTX-51 only if reentrant functions actually exist in the system. This area is assigned with addresses (highest to lowest), corresponding to the C51 conventions.

**NOTE: RTX-51 only supports reentrant functions in the COMPACT model!**

A context segment is stored in XDATA for each standard task. This segment is required for storing the registers and the stack during a task change. If necessary, this segment also contains the reentrant stack for the standard task.
The size of the area for the task stack and the reentrant stack can be configured by the user. The entire segment is restricted to a size of maximum 256 bytes!

If the size of this area is exceeded, the linker issues a warning message.

If reentrant functions are used in the system, the following segment, whose size can be configured, is stored in XDATA memory for each fast task by RTX-51:

Segment ?RTX\#FTASKCONTEXT?1
?RTX\#FTASKCONTEXT?2
?RTX\#FTASKCONTEXT?3

Size max. 256 bytes

Area for the reentrant stack of the fast task (compact reentrant stack)

Size configurable with
?RTX\_EXTRENTSIZE
(space is only reserved if reentrant functions are used)

Figure 7: Fast Task Context-Layout for RTX-51

If reentrant functions were declared in the system, a separate segment is stored in XDATA memory for the reentrant stack for each fast task.

Number of the Processor Type Used

The individual members of the 8051 family differentiate between one another for RTX-51 in number and addresses of the INTERRUPT ENABLE registers and in the assignment of the interrupt number to ENABLE bits.

Configuration file RTXCONF.A51 contains the required data for all different processors. To select a certain processor, the configuration file must be reassembled with the Keil 8051 Assembler. Before this is done the desired CPU number has to be defined in the configuration header file (RTXSETUP.INC).
Supported types for RTX-51 are:

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>Model</th>
<th>CPU Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Acer Lab</td>
<td>M6759</td>
<td>41</td>
</tr>
<tr>
<td>Aeroflex UTMC</td>
<td>UT69RH051</td>
<td>23</td>
</tr>
<tr>
<td>Atmel</td>
<td>87F51</td>
<td>1</td>
</tr>
<tr>
<td>Atmel</td>
<td>87F51RC</td>
<td>2</td>
</tr>
<tr>
<td>Atmel</td>
<td>87F52</td>
<td>2</td>
</tr>
<tr>
<td>Atmel</td>
<td>89C51</td>
<td>1</td>
</tr>
<tr>
<td>Atmel</td>
<td>89C52</td>
<td>2</td>
</tr>
<tr>
<td>Atmel</td>
<td>89C55</td>
<td>2</td>
</tr>
<tr>
<td>Atmel</td>
<td>89F51</td>
<td>1</td>
</tr>
<tr>
<td>Atmel</td>
<td>89F52</td>
<td>2</td>
</tr>
<tr>
<td>Atmel</td>
<td>89L53</td>
<td>2</td>
</tr>
<tr>
<td>Atmel</td>
<td>89LS8252</td>
<td>2</td>
</tr>
<tr>
<td>Atmel</td>
<td>89LV52</td>
<td>2</td>
</tr>
<tr>
<td>Atmel</td>
<td>89LV55</td>
<td>2</td>
</tr>
<tr>
<td>Atmel</td>
<td>89S53</td>
<td>2</td>
</tr>
<tr>
<td>Atmel</td>
<td>89S8252</td>
<td>2</td>
</tr>
<tr>
<td>Atmel Wireless</td>
<td>80C31</td>
<td>1</td>
</tr>
<tr>
<td>Atmel Wireless</td>
<td>80C31X2</td>
<td>1</td>
</tr>
<tr>
<td>Atmel Wireless</td>
<td>80C32</td>
<td>2</td>
</tr>
<tr>
<td>Atmel Wireless</td>
<td>80C51</td>
<td>1</td>
</tr>
<tr>
<td>Atmel Wireless</td>
<td>80C51RA2</td>
<td>5</td>
</tr>
<tr>
<td>Atmel Wireless</td>
<td>80C51RD2</td>
<td>5</td>
</tr>
<tr>
<td>Atmel Wireless</td>
<td>80C51U2</td>
<td>5</td>
</tr>
<tr>
<td>Atmel Wireless</td>
<td>80C52X2</td>
<td>2</td>
</tr>
<tr>
<td>Atmel Wireless</td>
<td>80C54X2</td>
<td>2</td>
</tr>
<tr>
<td>Atmel Wireless</td>
<td>80C58X2</td>
<td>2</td>
</tr>
<tr>
<td>Atmel Wireless</td>
<td>83/87C51RB2</td>
<td>5</td>
</tr>
<tr>
<td>Atmel Wireless</td>
<td>83/87C51RC2</td>
<td>5</td>
</tr>
<tr>
<td>Atmel Wireless</td>
<td>83/87C51RD2</td>
<td>5</td>
</tr>
<tr>
<td>Atmel Wireless</td>
<td>83/87C51U2</td>
<td>5</td>
</tr>
<tr>
<td>Atmel Wireless</td>
<td>83/87C52X2</td>
<td>2</td>
</tr>
<tr>
<td>Atmel Wireless</td>
<td>87C51</td>
<td>1</td>
</tr>
<tr>
<td>Atmel Wireless</td>
<td>T87C5112</td>
<td>29</td>
</tr>
<tr>
<td>Atmel Wireless</td>
<td>T89C51CC01</td>
<td>42</td>
</tr>
<tr>
<td>Atmel Wireless</td>
<td>T89C51RD2</td>
<td>5</td>
</tr>
<tr>
<td>Manufacturer</td>
<td>Model</td>
<td>CPU Type</td>
</tr>
<tr>
<td>-------------------</td>
<td>-------------------</td>
<td>----------</td>
</tr>
<tr>
<td>Cygnal</td>
<td>C8051F005/006/007</td>
<td>39</td>
</tr>
<tr>
<td>Cygnal</td>
<td>C8051F015/016/017</td>
<td>39</td>
</tr>
<tr>
<td>Cygnal</td>
<td>C8051F020/21/22/23</td>
<td>43</td>
</tr>
<tr>
<td>Cygnal</td>
<td>C8051F206</td>
<td>40</td>
</tr>
<tr>
<td>Cygnal</td>
<td>C8051F226</td>
<td>40</td>
</tr>
<tr>
<td>Cygnal</td>
<td>C8051F236</td>
<td>40</td>
</tr>
<tr>
<td>Dallas</td>
<td>DS80C310</td>
<td>33</td>
</tr>
<tr>
<td>Dallas</td>
<td>DS80C320</td>
<td>16</td>
</tr>
<tr>
<td>Dallas</td>
<td>DS80C323</td>
<td>16</td>
</tr>
<tr>
<td>Dallas</td>
<td>DS80C530</td>
<td>17</td>
</tr>
<tr>
<td>Dallas</td>
<td>DS87C520/DS83C520</td>
<td>16</td>
</tr>
<tr>
<td>Dallas</td>
<td>DS87C530</td>
<td>17</td>
</tr>
<tr>
<td>Dallas</td>
<td>DS89C420</td>
<td>16</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS90C32</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS90C320</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS90C51</td>
<td>1</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS90C52</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS90C54</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS90C56</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS90C58</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS90L32</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS90L320</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS90L51</td>
<td>1</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS90L52</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS90L54</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS90L58</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS97C51</td>
<td>1</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS97C51H</td>
<td>1</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS97C52</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS97C52H</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS97C54</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS97C54H</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS97C56</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS97C56H</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS97C58</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS97C58H</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS97L51</td>
<td>1</td>
</tr>
<tr>
<td>Manufacturer</td>
<td>Model</td>
<td>CPU Type</td>
</tr>
<tr>
<td>--------------</td>
<td>-----------------</td>
<td>----------</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS97L52</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS97L54</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS97L56</td>
<td>2</td>
</tr>
<tr>
<td>Hynix (Hyundai)</td>
<td>GMS97L58</td>
<td>2</td>
</tr>
<tr>
<td>Infineon</td>
<td>C501</td>
<td>19</td>
</tr>
<tr>
<td>Infineon</td>
<td>C501G-1R / -E</td>
<td>19</td>
</tr>
<tr>
<td>Infineon</td>
<td>C501G-L</td>
<td>19</td>
</tr>
<tr>
<td>Infineon</td>
<td>C502</td>
<td>19</td>
</tr>
<tr>
<td>Infineon</td>
<td>C503</td>
<td>20</td>
</tr>
<tr>
<td>Infineon</td>
<td>C504-2R / -2E</td>
<td>22</td>
</tr>
<tr>
<td>Infineon</td>
<td>C504-L</td>
<td>22</td>
</tr>
<tr>
<td>Infineon</td>
<td>C505-2R</td>
<td>37</td>
</tr>
<tr>
<td>Infineon</td>
<td>C505-L</td>
<td>37</td>
</tr>
<tr>
<td>Infineon</td>
<td>C505A-4E</td>
<td>37</td>
</tr>
<tr>
<td>Infineon</td>
<td>C505C-2R</td>
<td>3</td>
</tr>
<tr>
<td>Infineon</td>
<td>C505C-L</td>
<td>3</td>
</tr>
<tr>
<td>Infineon</td>
<td>C505CA-4E</td>
<td>3</td>
</tr>
<tr>
<td>Infineon</td>
<td>C505L-4E</td>
<td>3</td>
</tr>
<tr>
<td>Infineon</td>
<td>C508</td>
<td>38</td>
</tr>
<tr>
<td>Infineon</td>
<td>C511-R</td>
<td>28</td>
</tr>
<tr>
<td>Infineon</td>
<td>C511A-R</td>
<td>28</td>
</tr>
<tr>
<td>Infineon</td>
<td>C513-R</td>
<td>27</td>
</tr>
<tr>
<td>Infineon</td>
<td>C513A--2R</td>
<td>27</td>
</tr>
<tr>
<td>Infineon</td>
<td>C513A--L</td>
<td>27</td>
</tr>
<tr>
<td>Infineon</td>
<td>C513A--R</td>
<td>27</td>
</tr>
<tr>
<td>Infineon</td>
<td>C515-1R</td>
<td>3</td>
</tr>
<tr>
<td>Infineon</td>
<td>C515-L</td>
<td>3</td>
</tr>
<tr>
<td>Infineon</td>
<td>C515A-4R</td>
<td>3</td>
</tr>
<tr>
<td>Infineon</td>
<td>C515A-L</td>
<td>3</td>
</tr>
<tr>
<td>Infineon</td>
<td>C515C-8R / -8E</td>
<td>21</td>
</tr>
<tr>
<td>Infineon</td>
<td>C515C-L</td>
<td>21</td>
</tr>
<tr>
<td>Infineon</td>
<td>C517A-4R</td>
<td>9</td>
</tr>
<tr>
<td>Infineon</td>
<td>C517A-L</td>
<td>9</td>
</tr>
<tr>
<td>Infineon</td>
<td>C540U-E</td>
<td>31</td>
</tr>
<tr>
<td>Infineon</td>
<td>C541U-2E</td>
<td>32</td>
</tr>
<tr>
<td>Infineon</td>
<td>SAB 80512</td>
<td>15</td>
</tr>
<tr>
<td>Infineon</td>
<td>SAB 80532</td>
<td>15</td>
</tr>
<tr>
<td>Manufacturer</td>
<td>Model</td>
<td>CPU Type</td>
</tr>
<tr>
<td>--------------</td>
<td>------------</td>
<td>----------</td>
</tr>
<tr>
<td>Infineon</td>
<td>SAB 80C515</td>
<td>3</td>
</tr>
<tr>
<td>Infineon</td>
<td>SAB 80C515A</td>
<td>3</td>
</tr>
<tr>
<td>Infineon</td>
<td>SAB 80C517</td>
<td>4</td>
</tr>
<tr>
<td>Infineon</td>
<td>SAB 80C517A</td>
<td>9</td>
</tr>
<tr>
<td>Infineon</td>
<td>SAB 80C535</td>
<td>3</td>
</tr>
<tr>
<td>Infineon</td>
<td>SAB 80C537</td>
<td>4</td>
</tr>
<tr>
<td>Infineon</td>
<td>SAB 83C515A-5</td>
<td>3</td>
</tr>
<tr>
<td>Infineon</td>
<td>SAB 83C517A-5</td>
<td>9</td>
</tr>
<tr>
<td>Intel</td>
<td>80/87C51BH</td>
<td>1</td>
</tr>
<tr>
<td>Intel</td>
<td>8031AH</td>
<td>1</td>
</tr>
<tr>
<td>Intel</td>
<td>8032AH</td>
<td>2</td>
</tr>
<tr>
<td>Intel</td>
<td>8051AH</td>
<td>1</td>
</tr>
<tr>
<td>Intel</td>
<td>8052AH</td>
<td>2</td>
</tr>
<tr>
<td>Intel</td>
<td>80C152JA</td>
<td>8</td>
</tr>
<tr>
<td>Intel</td>
<td>80C152JB</td>
<td>8</td>
</tr>
<tr>
<td>Intel</td>
<td>80C152JC</td>
<td>8</td>
</tr>
<tr>
<td>Intel</td>
<td>80C152JD</td>
<td>8</td>
</tr>
<tr>
<td>Intel</td>
<td>80C31BH</td>
<td>1</td>
</tr>
<tr>
<td>Intel</td>
<td>80C51BH</td>
<td>1</td>
</tr>
<tr>
<td>Intel</td>
<td>80C51FA</td>
<td>5</td>
</tr>
<tr>
<td>Intel</td>
<td>80C51GB</td>
<td>13</td>
</tr>
<tr>
<td>Intel</td>
<td>80L51FA</td>
<td>5</td>
</tr>
<tr>
<td>Intel</td>
<td>80L52</td>
<td>2</td>
</tr>
<tr>
<td>Intel</td>
<td>83/87C51FA</td>
<td>5</td>
</tr>
<tr>
<td>Intel</td>
<td>83/87C51FB</td>
<td>5</td>
</tr>
<tr>
<td>Intel</td>
<td>83/87C51FC</td>
<td>5</td>
</tr>
<tr>
<td>Intel</td>
<td>83/87C51GB</td>
<td>13</td>
</tr>
<tr>
<td>Intel</td>
<td>83/87C51RA</td>
<td>2</td>
</tr>
<tr>
<td>Intel</td>
<td>83/87C51RB</td>
<td>2</td>
</tr>
<tr>
<td>Intel</td>
<td>83/87C51RC</td>
<td>2</td>
</tr>
<tr>
<td>Intel</td>
<td>83/87L51FA</td>
<td>5</td>
</tr>
<tr>
<td>Intel</td>
<td>83/87L51FB</td>
<td>5</td>
</tr>
<tr>
<td>Intel</td>
<td>83/87L51FC</td>
<td>5</td>
</tr>
<tr>
<td>Intel</td>
<td>83C152JA</td>
<td>8</td>
</tr>
<tr>
<td>Intel</td>
<td>83C152JC</td>
<td>8</td>
</tr>
<tr>
<td>Intel</td>
<td>83F51FC</td>
<td>14</td>
</tr>
<tr>
<td>Intel</td>
<td>87C51FA</td>
<td>5</td>
</tr>
<tr>
<td>Manufacturer</td>
<td>Model</td>
<td>CPU Type</td>
</tr>
<tr>
<td>--------------</td>
<td>-----------</td>
<td>----------</td>
</tr>
<tr>
<td>Intel</td>
<td>87C54</td>
<td>2</td>
</tr>
<tr>
<td>Intel</td>
<td>87L52</td>
<td>2</td>
</tr>
<tr>
<td>Intel</td>
<td>88F51FC</td>
<td>14</td>
</tr>
<tr>
<td>ISSI</td>
<td>IS80C31</td>
<td>1</td>
</tr>
<tr>
<td>ISSI</td>
<td>IS80C32</td>
<td>2</td>
</tr>
<tr>
<td>ISSI</td>
<td>IS80C51</td>
<td>1</td>
</tr>
<tr>
<td>ISSI</td>
<td>IS80C52</td>
<td>2</td>
</tr>
<tr>
<td>ISSI</td>
<td>IS80LV31</td>
<td>1</td>
</tr>
<tr>
<td>ISSI</td>
<td>IS80LV32</td>
<td>2</td>
</tr>
<tr>
<td>ISSI</td>
<td>IS80LV51</td>
<td>1</td>
</tr>
<tr>
<td>ISSI</td>
<td>IS80LV52</td>
<td>2</td>
</tr>
<tr>
<td>ISSI</td>
<td>IS89C51</td>
<td>1</td>
</tr>
<tr>
<td>ISSI</td>
<td>IS89C52</td>
<td>2</td>
</tr>
<tr>
<td>OKI</td>
<td>80C154</td>
<td>41</td>
</tr>
<tr>
<td>OKI</td>
<td>80C31F</td>
<td>1</td>
</tr>
<tr>
<td>Philips</td>
<td>80C32</td>
<td>2</td>
</tr>
<tr>
<td>Philips</td>
<td>80C528</td>
<td>30</td>
</tr>
<tr>
<td>Philips</td>
<td>80C550</td>
<td>12</td>
</tr>
<tr>
<td>Philips</td>
<td>80C552</td>
<td>6</td>
</tr>
<tr>
<td>Philips</td>
<td>80C554</td>
<td>6</td>
</tr>
<tr>
<td>Philips</td>
<td>80C557E4</td>
<td>6</td>
</tr>
<tr>
<td>Philips</td>
<td>80C557E8</td>
<td>6</td>
</tr>
<tr>
<td>Philips</td>
<td>80C562</td>
<td>34</td>
</tr>
<tr>
<td>Philips</td>
<td>80C575</td>
<td>5</td>
</tr>
<tr>
<td>Philips</td>
<td>80C591</td>
<td>6</td>
</tr>
<tr>
<td>Philips</td>
<td>80C592</td>
<td>7</td>
</tr>
<tr>
<td>Philips</td>
<td>80CE558</td>
<td>6</td>
</tr>
<tr>
<td>Philips</td>
<td>80CE598</td>
<td>7</td>
</tr>
<tr>
<td>Philips</td>
<td>83/87C451</td>
<td>1</td>
</tr>
<tr>
<td>Philips</td>
<td>83/87C528</td>
<td>30</td>
</tr>
<tr>
<td>Philips</td>
<td>83/87C550</td>
<td>12</td>
</tr>
<tr>
<td>Philips</td>
<td>83/87C552</td>
<td>6</td>
</tr>
<tr>
<td>Philips</td>
<td>83/87C554</td>
<td>6</td>
</tr>
<tr>
<td>Philips</td>
<td>83/87C557E4</td>
<td>6</td>
</tr>
<tr>
<td>Philips</td>
<td>83/87C557E8</td>
<td>6</td>
</tr>
<tr>
<td>Philips</td>
<td>83/87C562</td>
<td>34</td>
</tr>
<tr>
<td>Philips</td>
<td>83/87C575</td>
<td>5</td>
</tr>
<tr>
<td>Manufacturer</td>
<td>Model</td>
<td>CPU Type</td>
</tr>
<tr>
<td>--------------</td>
<td>-------------</td>
<td>----------</td>
</tr>
<tr>
<td>Philips</td>
<td>83/89CE558</td>
<td>6</td>
</tr>
<tr>
<td>Philips</td>
<td>83C591</td>
<td>6</td>
</tr>
<tr>
<td>Philips</td>
<td>83C592</td>
<td>7</td>
</tr>
<tr>
<td>Philips</td>
<td>86C410</td>
<td>11</td>
</tr>
<tr>
<td>Philips</td>
<td>86C610</td>
<td>11</td>
</tr>
<tr>
<td>Philips</td>
<td>87C552</td>
<td>6</td>
</tr>
<tr>
<td>Philips</td>
<td>87C591</td>
<td>6</td>
</tr>
<tr>
<td>Philips</td>
<td>87C592</td>
<td>7</td>
</tr>
<tr>
<td>Philips</td>
<td>87C652</td>
<td>10</td>
</tr>
<tr>
<td>Philips</td>
<td>87C654</td>
<td>10</td>
</tr>
<tr>
<td>Philips</td>
<td>89C660</td>
<td>25</td>
</tr>
<tr>
<td>Philips</td>
<td>89C662</td>
<td>25</td>
</tr>
<tr>
<td>Philips</td>
<td>89C664</td>
<td>25</td>
</tr>
<tr>
<td>Philips</td>
<td>89C668</td>
<td>25</td>
</tr>
<tr>
<td>Philips</td>
<td>89C738</td>
<td>10</td>
</tr>
<tr>
<td>Philips</td>
<td>89C739</td>
<td>10</td>
</tr>
<tr>
<td>Philips</td>
<td>8xC51/8xC51</td>
<td>2</td>
</tr>
<tr>
<td>Philips</td>
<td>8xC51FA/8xC51FA</td>
<td>5</td>
</tr>
<tr>
<td>Philips</td>
<td>8xC51FB/8xC51FB</td>
<td>5</td>
</tr>
<tr>
<td>Philips</td>
<td>8xC51FC/8xC51FC</td>
<td>5</td>
</tr>
<tr>
<td>Philips</td>
<td>8xC51RA+</td>
<td>5</td>
</tr>
<tr>
<td>Philips</td>
<td>8xC51RB+</td>
<td>5</td>
</tr>
<tr>
<td>Philips</td>
<td>8xC51RB2</td>
<td>5</td>
</tr>
<tr>
<td>Philips</td>
<td>8xC51RC+</td>
<td>5</td>
</tr>
<tr>
<td>Philips</td>
<td>8xC51RC2</td>
<td>5</td>
</tr>
<tr>
<td>Philips</td>
<td>8xC51RD+</td>
<td>5</td>
</tr>
<tr>
<td>Philips</td>
<td>8xC51RD2</td>
<td>5</td>
</tr>
<tr>
<td>Philips</td>
<td>8xC52</td>
<td>2</td>
</tr>
<tr>
<td>Philips</td>
<td>8xC54</td>
<td>2</td>
</tr>
<tr>
<td>Philips</td>
<td>8xC58</td>
<td>2</td>
</tr>
<tr>
<td>Philips</td>
<td>P83CL580</td>
<td>18</td>
</tr>
<tr>
<td>SST</td>
<td>SST89C54</td>
<td>41</td>
</tr>
<tr>
<td>SST</td>
<td>SST89C58</td>
<td>41</td>
</tr>
<tr>
<td>SST</td>
<td>SST89C59</td>
<td>41</td>
</tr>
<tr>
<td>SST</td>
<td>SST89F54</td>
<td>41</td>
</tr>
<tr>
<td>SST</td>
<td>SST89F58</td>
<td>41</td>
</tr>
<tr>
<td>Winbond</td>
<td>W77C32</td>
<td>16</td>
</tr>
</tbody>
</table>
The actual list of all processor types currently supported by RTX-51 is contained at the top of the configuration header file designated RTXSETUP.INC.
Chapter 6. CAN Support

Overview

This chapter forms the user’s manual for the RTXCAN Interface software. The RTXCAN Interface allows a RTX-51 system to communicate with a CAN Network.

This chapter is sub-divided into eight sub-chapters outlined below:

"Introduction" provides a brief overview on RTXCAN.

"Concept" describes the underlying software concept.

"Application Interface" contains a detailed listing of all RTXCAN system functions.

"Configuration" describes the hardware requirements of RTXCAN and the system configurable constants.

"Return Values" shows the return values of all system functions.

"Timing / Initialisation" gives an overview on the bus timing calculations.

"Application Example" contains a short application example.

"Files Delivered" lists all files on the distribution disk.

Introduction

CAN (Controller Area Network) is a serial communication protocol designed for automotive and industrial applications. CAN offers many important features such as:

- Multi master serial communication network with an unlimited number of participating network nodes.
- Programmable transmission speed up to 1 Mbits/s.
- Very low probability of undetected errors due to powerful error handling.
At least 40 meters maximum distance between two bus nodes at 1 Mbits/s speed. The distance increases with decreasing transmission speed.

Guaranteed latency time supporting real-time applications.

Non-destructive bit-wise arbitration.

Broadcast message transfer.

Data length 0-8 bytes.

The RTXCAN software is used to implement a fast task under RTX-51.

The CAN task serves as an interface between the user application tasks and the Intel 82526, 82527, the Infineon 81C90/91 (often called Full CAN) or the Philips PCA82C200 (called Basic CAN) and SJA1000 CAN controller. The Philips 80C592 microcontroller is also supported with integrated CAN controller.

This user's guide assumes familiarity with the CAN specifications, with the CAN controllers, and with the Real-Time Executive RTX-51.

Refer to the following publications for detailed information on the CAN specifications and the CAN controllers:

- 82526 Serial Communications Controller Architectural Overview, Intel, Order Number: 270678-001
- 82526 Controller Area Network Chip, Intel, Order Number: 270573-003
- 82C200 Philips Stand-alone CAN Controller, Philips, Functional Description, No. KIE 31/88 ME
- Application of the PCA82C200 CAN Controller, Philips, Report No. PCALH KIE 02/90 ME
- INTEL 82527 Serial Communication Controller Architectural Overview, February 1995 Order No: 272410-002
- Infineon SAE81C90/91 Data Sheet 06.95

Concept

The RTXCAN software runs as fast task under RTX-51 and supports the following functions:

- Receiving objects from the CAN network.
- Removing undesired messages.
- Notify to application task that a data frame was received with a signal or through the mailbox 7.
- Sending data and remote frames as requested by the application.

The interface between the application tasks and the CAN communication task is built by function calls similar to the RTX-51 system calls. The CAN interface enhances the RTX-51 system calls with functions common to the CAN communication.

![Diagram](image-url)

*Figure 8: Concept*
Application Interface

The CAN communication interface is similar to the RTX-51 interface.

Using RTXCAN with the KEIL C51 compiler is straightforward. The header file RTXCAN.H is provided to simplify application programming.

Each CAN function returns status information, which can be tested by the application program.

For example:

```c
#include <rtxcan.h>
...
/* Define object 1000 */
if (can_def_obj (1000, 2, D_REC) != C_OK) {
    /* Return status indicates "not okay" */
    ...
}
```

Function Call Overview

<table>
<thead>
<tr>
<th>Function Name</th>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>can_task_create</td>
<td>(void)</td>
<td>Creates the CAN communication task. Must be the first instruction to the RTXCAN software.</td>
</tr>
<tr>
<td>can_hw_init</td>
<td>unsigned char parameter1, chip dependent register.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>unsigned char parameter2, chip dependent register.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>unsigned char parameter3, chip dependent register.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>unsigned char parameter4, chip dependent register.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>unsigned char parameter5, chip dependent register.</td>
<td>CAN controller hardware initialisation, defines the bus timing and the output driver configuration. NOTE: depending on the CAN controller used, the naming and the purpose of the different parameters may vary (see function call description for details).</td>
</tr>
<tr>
<td>Function Name</td>
<td>Parameter</td>
<td>Description</td>
</tr>
<tr>
<td>------------------</td>
<td>------------------------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>can_def_obj</td>
<td>unsigned int identifier</td>
<td>Definitions the communication objects. Use this function to define objects</td>
</tr>
<tr>
<td></td>
<td>Communication object identifier (0..2031).</td>
<td>according to CAN standard 2.0A (11 bit identifier).</td>
</tr>
<tr>
<td></td>
<td>unsigned char data_length</td>
<td>number of data bytes (0..8).</td>
</tr>
<tr>
<td></td>
<td>unsigned char object_type</td>
<td>type of object (D_REC, D_SEND, D_REC_R_SEND, D_SEND_R_REC).</td>
</tr>
<tr>
<td>can_def_obj_ext</td>
<td>unsigned long identifier</td>
<td>Definitions the communication objects. Use this function to define objects</td>
</tr>
<tr>
<td></td>
<td>Communication object identifier (0..2^29-1).</td>
<td>according to CAN standard 2.0B (29 bit identifier).</td>
</tr>
<tr>
<td></td>
<td>unsigned char data_length</td>
<td>number of data bytes (0..8).</td>
</tr>
<tr>
<td></td>
<td>unsigned char object_type</td>
<td>type of object (D_REC, D_SEND, D_REC_R_SEND, D_SEND_R_REC).</td>
</tr>
<tr>
<td>can_stop</td>
<td>(void)</td>
<td>Stops the CAN communication.</td>
</tr>
<tr>
<td>can_start</td>
<td>(void)</td>
<td>Starts the CAN communication.</td>
</tr>
<tr>
<td>can_send</td>
<td>void xdata *msg_ptr</td>
<td>Sends an object over the CAN bus.</td>
</tr>
<tr>
<td></td>
<td>pointer to a structure of type CAN_MESSAGE_STRUCT.</td>
<td></td>
</tr>
<tr>
<td>can_write</td>
<td>void xdata *msg_ptr</td>
<td>Writes new data to an object without sending it.</td>
</tr>
<tr>
<td></td>
<td>pointer to a structure of type CAN_MESSAGE_STRUCT.</td>
<td></td>
</tr>
<tr>
<td>can_receive</td>
<td>unsigned char timeout</td>
<td>Receives all not bound objects.</td>
</tr>
<tr>
<td></td>
<td>time-out when no object received.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>void xdata *buffer_ptr</td>
<td></td>
</tr>
<tr>
<td></td>
<td>pointer to a structure of type CAN_MESSAGE_STRUCT.</td>
<td></td>
</tr>
<tr>
<td>can_bind_obj</td>
<td>unsigned int identifier</td>
<td>Binds an object to a task. The task will be started when the object is</td>
</tr>
<tr>
<td></td>
<td>Communication object identifier (0..2031).</td>
<td>received.</td>
</tr>
<tr>
<td>can_unbind_obj</td>
<td>unsigned int identifier</td>
<td>Unties the binding between a task and an object (made with CAN_BIND_OBJC).</td>
</tr>
<tr>
<td></td>
<td>Communication object identifier (0..2031).</td>
<td></td>
</tr>
<tr>
<td>can_wait</td>
<td>unsigned char timeout</td>
<td>Waits for receiving of a bound object.</td>
</tr>
<tr>
<td></td>
<td>time-out when no object received.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>void xdata *buffer_ptr</td>
<td></td>
</tr>
<tr>
<td></td>
<td>pointer to a structure of type CAN_MESSAGE_STRUCT.</td>
<td></td>
</tr>
<tr>
<td>can_request</td>
<td>unsigned int identifier</td>
<td>Sends a remote frame for the specified object.</td>
</tr>
<tr>
<td></td>
<td>Communication object identifier (0..2031).</td>
<td></td>
</tr>
<tr>
<td>Function Name</td>
<td>Parameter</td>
<td>Description</td>
</tr>
<tr>
<td>-------------------</td>
<td>---------------------------------------------------------------------------</td>
<td>-------------------------------------------------------</td>
</tr>
<tr>
<td>can_read</td>
<td><code>unsigned int identifier</code></td>
<td>Reads an object data direct.</td>
</tr>
<tr>
<td></td>
<td>Communication object identifier (0..2031).</td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>void xdata *buffer_ptr</code></td>
<td>pointer to a structure of type CAN_MESSAGE_STRUCT.</td>
</tr>
<tr>
<td></td>
<td>(void)</td>
<td></td>
</tr>
<tr>
<td>can_get_status</td>
<td>(void)</td>
<td>Gets the actual CAN controller status.</td>
</tr>
</tbody>
</table>

### Function Call Description

The RTXCAN function calls are explained in detail in the following sections.

Each description contains the following:

- Verbal explanation of the function call
- Function prototype (as declared in RTXCAN.H)
- Detailed explanation of each parameter
- List of all return codes defined for this function
- Notes on any special features of this function
- Example for use

All function calls are the same for the Philips 82C200, Philips SJA1000, Philips 80C592, the Intel 82526, 82527 and the Infineon 81C90/91 CAN controllers. Differences are noted in the description of the corresponding function call.

The names of RTXCAN function calls begin with “can_“ to differentiate them from standard RTX-51 system functions.

RTXCAN function calls may be used solely by RTX-51 tasks (calling any CAN function from a C51 interrupt function will lead to a system malfunction).
can_task_create

Creates the CAN task. Must be the first function call before any other CAN functions are used.

Prototype:  unsigned char can_task_create (void);

Parameter:  none

Return Value:  
C_OK: CAN communication task is created.

C_NOT_STARTED
Errors while creating the CAN communication task.

Note:  The CAN task uses the task number 0. This number is not to be used for application tasks. Under RTX-51 the CAN task is assigned to register bank 3.

Example:

```c
#include <rtxcan.h>
/* Create the CAN task */
if (can_task_create() != C_OK) {
    /* CAN task create failed */
    ...
}
```
**can_hw_init**

Basic initialisation of the CAN controller hardware. Erases all defined communication objects. After “can_hw_init”, all communication objects can be redefined for RTXCAN.

Prototype:  

```c
unsigned char can_hw_init (unsigned char bus_timing_0,
                           unsigned char bus_timing_1,
                           unsigned char out_control,
                           unsigned char syncon,
                           unsigned char sleep_mode);
```

*intel 82527 only:*

```c
unsigned char can_hw_init (unsigned char bus_timing_0,
                           unsigned char bus_timing_1,
                           unsigned char bus_config,
                           unsigned char cpu_interface,
                           unsigned char dummy);
```

*Infineon 81C90/91 only:*

```c
unsigned char can_hw_init (unsigned char bit_length_1,
                           unsigned char bit_length_2,
                           unsigned char out_control,
                           unsigned char sleep_br_prsc,
                           unsigned char clock_control);
```

**Parameter:**  

*Depending on the CAN controller type not all parameters shown are significant (see declarations above for supported parameters)*!

- **bus_timing_0**: CAN controller bus timing 0 register (see the data sheet of the respective CAN controller).

- **bus_timing_1**: CAN controller bus timing 1 register.

- **out_control**: CAN controller output control register (see the data sheet of the respective CAN controller)

- **syncon**: CAN controller resynchronisation mode.
Resynchronisation can be performed on both edges of the bus signal: recessive to dominant and dominant to recessive or on the recessive to dominant edge only, depending on the syncon byte.

syncon=1: Synchronisation on both edges (not recommended at bit rates over 100 Kbits/s).

syncon=0: Synchronisation on the edge of a dominant level only if the bus level monitored at the last sample point was a recessive level.

**sleep_mode:** CAN controller SLEEP mode (see data sheet of the CAN controller).

sleep_mode=1: SLEEP mode on
sleep_mode=0: SLEEP mode off

RTXCAN currently supports SLEEP mode only with the Intel 82526 CAN controller and the Infineon 81C90/91 (see parameter “sleep_br_presc“). This byte is insignificant for all remaining controllers.

**bus_config:** CAN controller bus configuration register (see the data sheet for details).

cpu_interface: CAN controller bus configuration register (see the data sheet for details).

dummy: Not used parameter.

**bit_length_1:** CAN controller bit length 1 register (see the data sheet for details).

**bit_length_2:** CAN controller bit length 2 register (see the data sheet for details).

**sleep_br_prsc:** CAN controller (bit0..bit5) baud rate prescaler register; (bit6) SME Sleep Mode Enable bit of control register. (see the data sheet for details).
**clock_control**: CAN controller clock control register (sets the output frequency at the pin CLK).

**Return Value:**

- **C_OK**: Hardware initialisation finished
- **C_CONF_ERROR**: Impossible bus timing or not allowed parameter value
- **C_CAN_FAILURE**: General errors with the CAN controller

**Note:**

Bus timing calculation examples can be found in the chapter „Timing / Initialisation“ below.

The CAN controller clock divider register (for the CLKOUT pin) can be written directly by the application.

**Example 1:** Philips 82C200 or 80592

```c
#include <rtxcan.h>

/* Init the CAN communication controller for a */
/* baud rate of 50Kbauds/s (CAN controller with */
/* 16 MHz clock): */
/* baud rate prescaler:  19 */
/* INSYNC:  1 */
/* TSEG2:  3 */
/* SJW1=SJW2:  4 */
/* SAMPLING:  1 (three samples / bit taken) */
/* SYNH Mode:  1 (transitions from recessive */
/* to dominant and vice versa */
/* are used for resynchroni- */
/* zation) */
/* tBTL = 2 * (19+1) / 16 MHz = 2.5µs */
/* 1 bit cycle = (1+4+3) * 2.5µs = 20 µs */
/* Baud rate = 16 MHz/(2*(19+1)*8) = 50 Kbits/s */
/* MAX(baud rate) = 1/(20µs-(4*2.5µs)) */
/* = 100 Kbauds/s */
/* MAX(baud rate) = 1/(20µs+(4*2.5µs)) */
/* = 33.3 Kbauds/s */
/* Set output control register to FFH */
can_hw_init (0xd3,0xa3,0xff,1,0);
```
Example 2: 

**intel 82527**

```c
#include <rtxcan.h>

/* Init the CAN communication controller for a */
/* baud rate of 1000Kbauds/s (CAN controller with */
/* 16 MHz clock): */
/* */
/* */
/* SJW Resynchronisation jump width = 2 */
/* BRP Baud rate prescaler = 0 */
/* SpI Sampling mode = 0 */
/* TSEG1 = 2 */
/* TSEG2 = 3 */
/* CoBy Comparator bypass = 1 */
/* Pol Polarity = 0 */
/* DcT1 Disconnect TX1 output = 1 */
/* DcT2 Disconnect RX1 input = 1 */
/* DcR0 Disconnect RX0 input = 0 */
/* RstSt Hardware reset status = 0 */
/* DSC Divide system clock = 1 */
/* DMC Divide memory clock = 0 */
/* PwD Power down mode enabled = 0 */
/* Sleep Sleep mode enable = 0 */
/* MUX Multiplex for ISO low speed physical */
/* layer = 0 */
/* Cen Clockout enable = 1 */
/* */
/* Baud rate = XTAL/[(DSC+1)*(BRP+1)*(3+TSEG1 */
/* + TSEG2)] */
/* Baud rate = 16000/[(1+1)*(0+1)*(3+3+5)] */
/* = 1000KHz */

can_hw_init (0x80,0x23,0x5E,0x41,dummy);
```

Example 3: 

**Infineon 81C90/91**

```c
#include <rtxcan.h>

/* Init the CAN communication controller for a */
/* baud rate of 1000Kbauds/s (CAN controller with */
/* 16 MHz clock): */
/* */
/* */
/* Bit Length Register 1: */
/* SAM TS2.2 TS2.1 TS2.0 TS1.3 TS1.2 TS1.1 TS1.0*/
/* 0 0 0 1 0 0 0 1 1 */
/* */
/* */
/* TSEG1 = (TS1 +1)*fscl */
/* TSEG2 = (TS2 +1)*fscl */
/* */
/* */
/* Bit Length Register 2: */
```
/* IPOL DI ---- ---- ---- SIM SJW.1 SJW.2 */
/* 0 1 0 0 0 0 1 0 */
/* */
/* SJWidth = (SJW + 1)*fscl */
/* SIM = 1 */
/* */
/* sleep_and_br_prescale: sets bits BRPX (Bit 0 */
/* ... Bit 5) of Baud rate and SME (Bit 6) of */
/* Control reg. */
/* */
/* */
/* Baud rate prescaler register: */
/* ----- ----- BRP5 BRP4 BRP3 BRP2 BRP1 BRP0 */
/* 0 0 0 0 0 0 0 0 */
/* */
/* Control register: */
/* ----- SME ----- ----- ----- ----- ----- ----- */
/* */
/* fscl = (BRP+1)*2*fosc (fosc=1/fcrystal) */
/* fscl = (BRP+1)*(2/fcrystal) */
/* */
/* */
/* Bit length: */
/* fbl = TSEG1 + TSEG2 + 1 fscl */
/* Baud rate: */
/* BR = fcrystal / (2*(BRP+1)*(TS1+TS2+3)) */
/* */
/* */
/* Out Control Register: */
/* OCTP1 OCTN1 OCP1 OCTP0 OCTN0 OCP0 OCM1 OCM0 */
/* 1 1 1 1 1 1 0 0 0 */

can_hw_init( 0x23, 0x42, 0xF8, 0x00, 0x04);
can_def_obj

Defines a new communication object. This function can only be executed after "can_hw_init" or "can_stop".
Objects can be defined until the object memory is full or the maximum number of 255 objects is reached (with the Intel 82526, 82527 and the Infineon 81C90/91 controller, the object memory size is limited by the CAN controller internal RAM. With the Philips 82C200 / 80C592 controllers, the object memory size is user configurable and is allocated in the XDATA space of the microcontroller).
Each object identifier must be unique. The function returns an error status if attempt is made to define an object twice.

The communication can be started after the completion of the object definition using “can_start”.

Prototype: unsigned char can_def_obj (unsigned int identifier,
unsigned char data_length, unsigned char object_type);

Parameter: identifier is the communication object identifier corresponding to the CAN definition (0..2047 for intel 82527 and Infineon 81C90/91, 0 .. 2031 for the others)
data_length is the number of data bytes (0 .. 8)
object_type is the object definition:

D_REC(0): Data frame reception only
D_SEND(1): Data frame transmission only
D_REC_R_SEND(2): Data frame reception and remote frame transmission
D_SEND_R_REC(3): Data frame transmission and remote frame reception with automatic answer to the remote frame

With the Intel 82526 CAN controller, objects defined as D_SEND can also respond to remote frames. The object definitions D_SEND and D_SEND_R_REC are identical to the Intel 82526 CAN controller.
Return Value:

C_OK:
Object definition successful.

C_NOT_STOPPED:
“can_hw_init” or “can_stop” must be called prior to “can_def_obj”.

C_OBJ_ERROR:
Attempt was made to define an pre-existing object.

C_TOO_LONG:
“data_length” cannot be greater than 8 bytes.

C_INVALID_TYPE:
Invalid “object_type”.

C_MEM_FULL:
The object memory is full or 255 objects have already been defined. All objects can be erased with “can_hw_init”.

Example:

```
#include <rtxcan.h>

/* Define a send only object with the identifier */
/* 1200 and with 6 data bytes */

// Define the object
can_def_obj (1200, 6, D_SEND);
```
**can_def_obj_ext**

Defines a new extended communication object (for intel 82527 only). This function can only be executed after “can_hw_init” or “can_stop”.

Objects can be defined until the object memory is full or the maximum number of 14 objects is reached.

Each object identifier must be unique. The function returns an error status if attempt is made to define an object twice.

The communication can be started after the completion of the object definition using “can_start”.

**Prototype:**

```
unsigned char can_def_obj (unsigned long identifier,
                          unsigned char data_length,
                          unsigned char object_type);
```

**Parameter:**

- **identifier** is the communication object identifier corresponding to the CAN definition (0..2^29-1)
- **data_length** is the number of data bytes (0 .. 8)
- **object_type** is the object definition:
  - D_REC(0): Data frame reception only
  - D_SEND(1): Data frame transmission only
  - D_REC_R_SEND(2): Data frame reception and remote frame transmission
  - D_SEND_R_REC(3): Data frame transmission and remote frame reception with automatic answer to the remote frame

**Return Value:**

- **C_OK:** Object definition successful.
- **C_NOT_STOPPED:** “can_hw_init” or “can_stop” must be called prior to “can_def_obj”.
- **C_OBJ_ERROR:**
Attempt was made to define an pre-existing object.

C_TOO_LONG:
“data_length” cannot be greater than 8 bytes.

C_INVALID_TYPE:
Invalid “object_type”.

C_MEM_FULL:
The object memory is full or 14 objects have already been defined. All objects can be erased with “can_hw_init”.

Example:

```c
#include <rtxcan.h>

/* Define a send only object with the identifier */
/* 10000 and with 6 data bytes */
can_def_obj (10000, 6, D_SEND);
```
can_stop

Stops the CAN communication. New objects can now be defined with “can_def_obj”. “Can_stop” does not erase the pre-defined communication objects (in contrast to “can_hw_init”).

“Can_start” can be used to restart the CAN communication.

 Prototype: unsigned char can_stop (void);

 Parameter: none

 Return Value: C_OK: CAN communication stopped.

 C_CAN_FAILURE: Errors while stopping the communication.

 Example: 

```c
#include <rtxcan.h>

/* Stop the CAN communication */
  can_stop ();
/* Define object 200 */
  can_def_obj (200, 8, D_REC);
/* Restart the CAN communication */
  can_start ();
```
## can_start

Restarts the CAN communication after “can_stop” or “can_def_obj”
(“can_def_obj” can only be executed after “can_stop” or “can_hw_init”).

After a return status value of C_BUS_OFF, the CAN communication can be
restarted with “can_start” (no initialisation required).

**Prototype:**

```c
unsigned char can_start (void);
```

**Parameter:**

| none |

**Return Value:**

- **C_OK:**
  - CAN communication started.

- **C_CAN_FAILURE:**
  - Errors while starting the communication.

**Example:**

```c
#include <rtxcan.h>

/* Stop the CAN communication */
    can_stop ();
/* Restart the CAN communication */
can_start ();
```
**can_send**

Sends an object which is pre-defined with “can_def_obj” with new data via the CAN bus.

**Prototype:**

```
unsigned char can_send (void xdata *msg_ptr);
```

**Parameter:**

`msg_ptr` is the pointer to a structure of the type CAN_MESSAGE_STRUCT in the XDATA memory.

The structure CAN_MESSAGE_STRUCT (defined in RTXCAN.H) is organised as depicted below:

```
<table>
<thead>
<tr>
<th>ident</th>
<th>2 bytes</th>
</tr>
</thead>
<tbody>
<tr>
<td>c_data</td>
<td>8 bytes</td>
</tr>
</tbody>
</table>
```

“ident” is the communication object identifier as defined in “can_def_obj”.

“c_data”: Data bytes.

The data length is defined as eight bytes (maximum data length for the communication object) for simplification reasons.

User structures may be defined with a data length smaller than eight bytes (the first two bytes must, however, always represent the IDENTIFIER field !). The communication software always sends or receives the data length as defined with “can_def_obj”.

**Return Value:**

- **C_OK:**
  Object sent.

- **C_OBJ_ERROR:**
  Object undefined or object has the wrong type (the
parameter “object_type” in the function call “can_def_obj”
does not have the value D_SEND or D_SEND_R_REC).

C_SEND_ERROR:
Object not sent, bus access errors (this error is an indication
that no other node exists on the bus).

C_BUS_OFF:
The CAN controller is in the off bus state because it has
detected too many errors on the CAN bus (restart with
“can_start”).

C_CAN_FAILURE:
Unrecoverable CAN error

Example:

```c
#include <rtxcan.h>

struct xdata can_message_struct send_mes;
unsigned char xdata i;

/* Send the defined object 1200 over the CAN bus */
/* Init the send structure */
send_mes.identifier = 1200;
for (i=0; i<=7; i++) send_mes.c_data[i] = i;

can_send (&send_mes);
```
can_write

Writes new data to a pre-defined object. “Can_write” does not send an object over the CAN bus (as “can_send” does). It only updates the data field in the object buffer. When this object receives a remote frame, the new data is sent via the CAN bus.

Prototype:  

```
unsigned char can_write (void xdata *msg_ptr);
```

Parameter:  

`msg_ptr` is the pointer to a structure of the type CAN_MESSAGE_STRUCT in the XDATA memory

The structure CAN_MESSAGE_STRUCT (defined in RTXCAN.H) is organised as depicted below:

```
<table>
<thead>
<tr>
<th>ident</th>
<th>2 bytes</th>
</tr>
</thead>
<tbody>
<tr>
<td>c_data</td>
<td>8 bytes</td>
</tr>
</tbody>
</table>
```

“ident” is the communication object identifier as defined in “can_def_obj”.

“c_data”: Data bytes.

The data length is defined as eight bytes (maximum data length for the communication object) for simplification reasons.

User structures may be defined with a data length smaller than eight bytes (the first two bytes must, however, always represent the IDENTIFIER field!). The communication software always sends or receives the data length as defined with “can_def_obj”.

Return Value:  

C_OK:  
Object data updated.
C_OBJ_ERROR:
Object undefined or object has the wrong type (the parameter “object_type” in the function call “can_def_obj” does not have the value D_SEND or D_SEND_R_REC).

C_CAN_FAILURE:
Unrecoverable CAN error

Example:

```c
#include <rtxcan.h>

struct xdata can_message_struct send_mes;
unsigned char xdata i;

/* Write new data to the defined object 1200 */
/* Init the structure */
write_mes.identifier = 1200;
for (i=0; i<7; i++) write_mes.c_data[i] = i;

can_write (&write_mes);
```
can_receive

Receives all objects that are not bound (see “can_bind_obj”) via the RTX 51 mailbox 7. The waiting objects are handled in a FIFO (First-In, First-Out) manner; i.e. the first received object (top of the queue) will be removed first. When the FIFO buffer is full (eight objects received) and the application does not read from the buffer with “can_receive”, then all further objects are lost.

Prototype: 

```c
unsigned char can_receive(unsigned char timeout, 
void xdata *buffer_ptr);
```

Parameter: 

- **timeout** is the time-out when no object is received. Same definition as in RTX-51:

  0:
  
  No time-out, do not wait for receiving if an object is not already in the FIFO buffer.

  1..254:
  
  Number of RTX-51 system ticks until time-out when no object received.

  255:
  
  Wait until an object is received (infinite waiting).

- **buffer_ptr** is the pointer to a structure of the type CAN_MESSAGE_STRUCT in the XDATA memory. The received object will be copied to this structure.

The structure CAN_MESSAGE_STRUCT (defined in RTXCAN.H) is organised as depicted below:

<table>
<thead>
<tr>
<th>Field</th>
<th>Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>ident</td>
<td>2 bytes</td>
</tr>
<tr>
<td>c_data</td>
<td>8 bytes</td>
</tr>
</tbody>
</table>
“ident” is the communication object identifier as defined in “can_def_obj”.

“c_data”: Data bytes.

The data length is defined as eight bytes (maximum data length for the communication object) for simplification reasons.

User structures may be defined with a data length smaller than eight bytes (the first two bytes must, however, always represent the IDENTIFIER field!). The communication software always sends or receives the data length as defined with “can_def_obj”.

**Return Value:**

C_OK: Object received.

C_TIMEOUT: Time-out reached, no object received.

C_BUS_OFF: The CAN controller is in the off bus state because it has detected too many errors on the CAN bus (restart with “can_start”).

C_CAN_FAILURE: Unrecoverable CAN error.

**Note:**

The application always receives the newest object data. When an object receives new data before the application has read the old data, the latter will be overwritten by the new data.

A new notification will not be sent to the application unless it has responded to the last notification (it has read the objects data).

**See Also:**
can_bind_obj, can_unbind_obj, can_wait for other methods to receive objects.
Example:

```
#include <rtxcan.h>

struct xdata can_message_struct rec_mes;

/* Receive objects with no timeout */
for (;;) { /* Endless loop */
    can_receive (0xff, &rec_mes);
    /* If object 220 received, do routine */
    if (rec_mes.identifier == 220) {
       ..
    }
    /* if object 300 received, do other routine */
    else if (rec_mes.identifier == 300) {
       ..
    }
}
```
can_bind_obj

Binds an object to a certain application task. This task will be started if the CAN software receives the determined object and if the application task is waiting with “can_wait“.

“can_bind_obj“ and “can_wait“ can be used to implement specialised application tasks which handle the receiving of important objects. In comparison to “can_receive“, no FIFO buffering is made.

An application task can be bound to more than one object (multiple call of “can_bind_obj“). An object cannot be bound to more than one task.

A task that uses “can_bind_obj“ and “can_wait“ is comparable to a task that services a hardware interrupt (the receiving of the bound object is the interrupt).

A maximum of eight objects may be bound to application tasks.

Prototype: \texttt{unsigned char can_bind_obj (unsigned int identifier);} \\
Parameter: identifier is the identification (as defined in CAN_DEF_OBJ) of the object that must be bound to the calling task. The binding will always be made with the task which calls “can_bind_obj“.

Return Value: C_OK: Binding successful.

\texttt{COBJ\_ERROR:} Object undefined or object has the wrong type (the parameter “object_type“ in the function call “can_def_obj“ does not have the value D\_REC or D\_REC\_R\_SEND). 

\texttt{C\_MEM\_FULL:} 8 “can_bind_obj“ have already been made (“can_unbind_obj“ can be used to untie an object from a task).

\texttt{C\_OBJ\_REBIND:} This message is only a warning: the object was already bound to a task. The prior binding was untied and the new binding is made.
**Note:** All normal RTX-51 priority rules apply. To ensure that the application task will be started immediately after receiving the bound object, the application task must have a high priority (higher than the task priority which calls CAN_RECEIVE).

Objects can be bound to a RTX-51 fast task if a fast response time is required.

No more than 8 objects can be bound to application tasks.

**See Also:** “can_unbind_obj”, “can_bind”.

**Example:**

```plaintext
--> see „can_wait”
```
can_unbind_obj

Unties a binding previously made between an application task and an object. The untied object can now be received with “can_receive”.

Prototype: 
unsigned char can_unbind_obj (unsigned int identifier);

Parameter: 
identifier is the identification (as defined in “can_def_obj”) of the object that must be untied from the calling task.

Return Value: 
C_OK: 
Object untied.

C_OBJ_ERROR: 
Object undefined or never bound to the calling task.

See Also: 
can_bind_obj, can_bind

Example: 
--> see “can_wait”
**can_wait**

“can_wait” is related to “can_bind_obj”. If an application task calls “can_wait” and an object is received which is bound with “can_bind_obj” to this task, then the task will be started.

**Prototype:**

```c
unsigned char can_wait (unsigned char timeout, void xdata *buffer_ptr);
```

**Parameter:**

- **timeout** is the time-out when no object is received. Same definition as in RTX-51:
  - 0: No time-out, do not wait for receiving object.
  - 1..254: Number of RTX-51 system ticks until time-out when no object received.
  - 255: Wait until an object is received (infinite waiting).

- **buffer_ptr** is the pointer to a structure of the type CAN_MESSAGE_STRUCT in the XDATA memory. The received object will be copied to this structure.

The structure CAN_MESSAGE_STRUCT (defined in RTXCAN.H) is organised as depicted below:

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>ident</td>
<td>2 bytes</td>
</tr>
<tr>
<td>c_data</td>
<td>8 bytes</td>
</tr>
</tbody>
</table>

“ident” is the communication object identifier as defined in “can_def_obj”.

“c_data”: Data bytes.
The data length is defined as eight bytes (maximum data length for the communication object) for simplification reasons.

User structures may be defined with a data length smaller than eight bytes (the first two bytes must, however, always represent the IDENTIFIER field!). The communication software always sends or receives the data length as defined with “can_def_obj”.

**Return Value:**

**C_OK:**
Object received.

**C_TIMEOUT:**
Time-out reached, no object received.

**C_CAN_FAILURE:**
Unrecoverable CAN error.

**Note:**
The application always receives the newest object data. When an object receives new data before the application has read the old data, the latter will be overwritten by the new data.

A new notification will not be sent to the application unless it has responded to the last notification (it has read the objects data).

**See Also:**
can_bind_obj, can_unbind_obj

**Example 1:**

*Wait for an object*

```c
#include <rtxcan.h>

struct xdata can_message_struct rec_mes;

/* Bind object with identifier 220 to this task */
can_bind_obj (220);

for (;;) { /* Endless loop */
    /* Task waits until object 220 received */
```
/* If ok then handle object 220 */
if (can_wait (0xff, &rec_mes) == C_OK) {
    /* If data byte 1 of the object 220 is */
    /* equal to 3 then */
    if (rec_mes.c_data[0] == 3) {
        ...
    }
}

Example 2:
Wait for two objects

#include <rtxcan.h>

struct xdata can_message_struct rec_mes;
....
....
/* Bind objects with identifier 220 and 230 */
/* to this task */
can_bind_obj (220);
can_bind_obj (230);

for (;;) { /* Endless loop */
    /* Task waits until object 220 or 230 received */
    can_wait (0xff, &rec_mes);

    /* Determine the received object */
    if (rec_mes.identifier == 220) {
        /* If data byte 1 of the object 220 is */
        /* equal to 3 then */
        if (rec_mes.c_data[0] == 3) {
            ...
        }
    } else if (rec_mes.identifier == 230) {
        ...
    }
}

Example 3:
Unbind a bound object

#include <rtxcan.h>
....
....
/* Bind object with identifier 220 to this task */
can_bind_obj (220);
counter = 0;

for (;;) { /* Endless loop */
    /* Task waits until object 220 received */
    can_wait (0xff, &rec_mes);
    /* increment counter */
    counter ++;
    if (counter >= 20000) {
        /* If object 220 is greater than or equal */
        /* to 20000 times received: Untie the object*/
        /* from the task and terminate the task */
        can_unbind_obj (220);
        os_delete_task (REC_TASK);
    }
}
can_request

Sends a remote frame for a defined object via the CAN bus. The corresponding
data frame will be sent to the application in the usual way ("can_wait" or
"can_receive").

Prototype:  
unsigned char can_request (unsigned int identifier);

Parameter:  
identifier is the identification (as defined in “can_def_obj”) of the requested object

Return Value:  
C_OK:  
Remote frame sent

C_OBJ_ERROR:  
Object undefined or object has the wrong type (the parameter “object_type” in the function call “can_def_obj” does not have the value D_REC_R_SEND).

C_SEND_ERROR:  
Remote frame not sent, bus access errors (this error is an indication that no other node is on the bus).

C_BUS_OFF:  
The CAN controller is in the off bus state because it has detected too many errors on the CAN bus (restart with “can_start”).

C_CAN_FAILURE:  
Unrecoverable CAN error.

Example:

```c
#include <rtxcan.h>

struct xdata can_message_struct rec_mes;
...
...

/* Define an object with identifier 1200 and */
/* with 6 data bytes. */
/* The object can receive data and send */
/* remote frames. */

can_def_obj (1200, 6, D_REC_R_SEND);
```
/* Bind object with identifier 1200 to this task */
can_bind_obj (1200);

for (;;) { /* loop forever */
    /* Request object 1200 (send a remote frame */
    /* for this object) */
    can_request (1200);

    /* Task waits until object 1200 received */
    can_wait (0xff, &rec_mes);

    /* Handle object 1200 */
    ...
}
can_read

Allows data to be read from every object independent of the defined object type. “can_read” cannot substitute the function “can_receive”. “Can_read” is, however, useful for debugging purposes.

Prototype: \[ \text{unsigned char can_read (unsigned int identifier,}\]
\[ \text{void xdata *buffer_ptr);} ; \]

Parameter: identifier is the identification (as defined in “can_def_obj”) of the requested object

buffer_ptr is the pointer to a structure of the type CAN_MESSAGE_STRUCT in the XDATA memory. The received object will be copied to this structure.

The structure CAN_MESSAGE_STRUCT (defined in RTXCAN.H) is organised as depicted below:

```
ident    2 bytes

| c_data   8 bytes |
```

“ident” is the communication object identifier as defined in “can_def_obj”.

“c_data”: Data bytes.

The data length is defined as eight bytes (maximum data length for the communication object) for simplification reasons.

User structures may be defined with a data length smaller than eight bytes (the first two bytes must, however, always represent the IDENTIFIER field !). The communication software always sends or receives the data length as defined with “can_def_obj”.

Return Value:

C_OK:
Object received.

C_OBJ_ERROR:
Object undefined.

Example:

```c
#include <rtxcan.h>

struct xdata can_message_struct read_mes;

/* Read object 200 */
can_read (200, &read_mes);
```
can_get_status

Gets the actual CAN controller status. This function is useful for debugging purposes.

Prototype:  unsigned char can_get_status (void);

Parameter:  none

Return Value:  Gets the actual CAN controller status as defined in the CAN protocol:

C_ERR_ACTIVE:
This is the normal mode of operation. An "error active" node is able to receive and/or transmit in the usual manner, and can send a "dominant" error flag.

C_ERR_PASSIVE:
The controller has detected that the CAN bus is presently severely disturbed. An "error passive" node may send and receive messages in the usual manner. It is not able to signal this by transmitting a "dominant" but only "recessive" error flag in the case of a detected error condition. Thus, an "error passive" node may not block all bus activities due to a failure in its transmit logic.

C_BUS_OFF:
The CAN controller is in the off bus state because it has detected too many errors on the CAN bus (restart with “can_start”)

Example:

```c
#include <rtxcan.h>
/* Get the CAN controller status */
if (can_get_status () == C_BUS_OFF) {
    /* Too many errors on the bus detected, restart*/
    /* the communication */
    can_start ();
}  
```
Configuration

Hardware Requirements

RTXCAN software requires the following hardware configuration:

- RTX-51 compatible 8051 system (any of the MCS-51-based microcontrollers supported by RTX-51).

- Intel 82526, 82527 or Philips 82C200 or Infineon 81C90/91 CAN controller addressable as memory mapped I/O device anywhere in the XDATA space of the microcontroller (XDATA address is user configurable). Also: Philips 80C592 (83C592, 87C592) microcontroller with integrated CAN controller.

- The CAN controller interrupt must be connected to an external interrupt pin of the microcontroller (the used interrupt is user configurable).

Note: The Intel 82526, 82527, the Philips 82C200 and the Infineon 81C90/91 CAN controller generate an active low interrupt signal. An external interrupt must be used which can handle active low interrupt signals (either level or negative transition activated).

(The external interrupts 4, 5 and 6 of the 80515/535 microcontroller can only handle signals with a positive transition).

The Intel **82527** generates an interrupt:
- on pin 11 if MUX = 1, and DcR1 = 1
- on pin 24 if MUX = 0

Configuration Files

A separate configuration file exists for each supported CAN controller:

- Philips 82C200 (Basic CAN) ➔ BCANCONF.A51
- Philips SJA1000 ➔ PCANCONF.A51
- Philips 80C592 (Basic CAN) ➔ CCONF592.A51
- Intel 82526 (Full CAN) ➔ FCANCONF.A51
- Intel 82527 (Full CAN) ➔ GCANCONF.A51
- Infineon 81C90/91 (Full CAN) ➔ HCANCONF.A51
- **Infineon C505C/C515C** → **ICANCONF.A51**

The configuration file must be assembled with A51.

The following adaptations can be made in the configuration files:

**CONTROLLER_BASE** (for 82526 and 80C200, same definition for the Intel, Philips and Infineon CAN controller):

Defines the start address of the CAN controller in the microcontroller XDATA space. An arbitrary value between 0 and FFFFH may be used.

**USED_CAN_INT_NBR** (for 82526 and 80C200, same definition for Intel, Philips and Infineon CAN controller):

Defines the interrupt source for the CAN controller. The constant has the same definition as in RTX-51 (see RTX-51 function call "os_attach_interrupt").

**OBJ_BUFFER_LENGTH** (only for the Philips CAN controllers):

Defines the number of bytes for the object buffer. The object buffer will be allocated in the XDATA space of the microcontroller.

The first object occupies 28 bytes, each further object occupies 14 bytes from the buffer.

With an object buffer length of 28 bytes, 1 object can be defined. With a length of 42 bytes, 2 objects can be defined. With a length of 56 bytes, 3 objects can be defined.

**Memory/System Requirements**

System utilising the Intel 82526, 82527 and 81C90/91 CAN controller:

- 4.6 Kbytes code
- 256 bytes XDATA space for the CAN controller hardware
- One-bit internal RAM for RTXCAN system variables
- 220 byte XDATA RAM for system variables
- RTX-51 mailbox number 7 and a fast task with the task number 0, using registerbank 3, are employed by the CAN communication software.

**System utilising the Philips 82C200/80C592 CAN controller:**

- 4.2 Kbytes code
- 32 bytes XDATA space for the CAN controller hardware (only 82C200)
- One-bit internal RAM for RTXCAN system variables
- 89 byte XDATA RAM for system variables
- Number of bytes defined with OBJ_BUFFER_LENGTH in the XDATA RAM
- RTX-51 mailbox number 7 and a fast task with the task number 0, using registerbank 3, are employed by the CAN communication software.

**Adapting Stack Sizes**

Set the stack size for the fast tasks to 18 bytes minimum in the RTX-51 configuration file (RTX_INTSTKSIZE in RTXSETUP.INC).

**Linking RTXCAN**

Except for GCANCONF.A51, FCANCONF.A51, HCANCONF.A51, BCANCONF.A51 and CCONF592.A51, all modules of RTXCAN are contained in the libraries RTXGCAN.LIB (intel 82527), RTXFCAN.LIB (intel 82526), RTXHCAN.LIB (Infineon 81C90/91), RTXBCAN.LIB (Philips 80C200) and CANP592.LIB (Philips 80C592).

A system for the **Intel 82526 CAN controller** is built in the following way:

- Assembling of FCANCONF.A51
- Linking the application with FCANCONF.OBJ and RTXFCAN.LIB
- Special locate controls are not required for the RTXCAN software.

A system for the **Intel 82527 CAN controller** is built in the following way:

- Assembling of GCANCONF.A51
- Linking the application with GCANCONF.OBJ and RTXGCAN.LIB
Special locate controls are not required for the RTXCAN software.

A system for the **Infineon 81C90/91 CAN controller** is built in the following way:

- Assembling of HCANCONF.A51
- Linking the application with HCANCONF.OBJ and RTXHCAN.LIB
- Special locate controls are not required for the RTXCAN software.

A system for the **Philips 82C200 CAN controller** is built in the following way:

- Assembling of BCANCONF.A51
- Linking the application with BCANCONF.OBJ and RTXBCAN.LIB
- Special locate controls are not required for the RTXCAN software.

A system for the **Philips 80C592** is built in the following way:

- Assembling of CCONF592.A51
- Linking the application with CCONF592.OBJ and CANP592.LIB
- Special locate controls are not required for the RTXCAN software.

**Return Values**

Contained in the INCLUDE file designated RTXCAN.H

```c
#define C_OK   0
#define C_NOT_STARTED  1
#define C_CONF_ERROR  2
#define C_OBJ_ERROR  3
#define C_TOO_LONG   4
#define C_INVALID_TYPE  5
#define C_MEM_FULL   6
#define C_NOT_STOPPED  7
#define C_OBJ_REBIND  8
#define C_TIMEOUT    9
#define C_CAN_FAILURE 10
```
The CAN protocol provides many parameters for fine tuning the bus timing for application specific requirements (cable length, noise on the bus, output driver configuration, etc.). This step requires an extensive understanding of the CAN protocol (see the following sections and the CAN controller documentation).

To simplify the beginning with CAN, the following tables provide some typical configuration values for a number of bit rates.

All values are calculated for a CAN controller crystal frequency of 16 MHz!

The values BUS_TIMING_0, BUS_TIMING_1 and SYNCON are the parameters for the function call CAN_HW_INIT.

Intel 82526:

<table>
<thead>
<tr>
<th>Baud Rate [Kbit/s]</th>
<th>BRP</th>
<th>SJ W</th>
<th>TSE G1</th>
<th>TSE G2</th>
<th>SAM- PLE</th>
<th>MIN (B)</th>
<th>MAX (B)</th>
<th>BUS - TIMING_0</th>
<th>BUS - TIMING_1</th>
<th>SYN- CON</th>
</tr>
</thead>
<tbody>
<tr>
<td>50</td>
<td>7</td>
<td>4</td>
<td>7</td>
<td>4</td>
<td>1</td>
<td>41.6</td>
<td>62.5</td>
<td>C7H</td>
<td>B6H</td>
<td>1</td>
</tr>
<tr>
<td>100</td>
<td>3</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>1</td>
<td>83</td>
<td>125</td>
<td>C3H</td>
<td>B6H</td>
<td>0</td>
</tr>
<tr>
<td>250</td>
<td>1</td>
<td>3</td>
<td>5</td>
<td>4</td>
<td>0</td>
<td>210</td>
<td>308</td>
<td>81H</td>
<td>34H</td>
<td>0</td>
</tr>
<tr>
<td>500</td>
<td>0</td>
<td>3</td>
<td>6</td>
<td>3</td>
<td>0</td>
<td>421</td>
<td>615</td>
<td>80H</td>
<td>25H</td>
<td>0</td>
</tr>
<tr>
<td>1000</td>
<td>0</td>
<td>1</td>
<td>3</td>
<td>2</td>
<td>0</td>
<td>889</td>
<td>1140</td>
<td>00H</td>
<td>12H</td>
<td>0</td>
</tr>
</tbody>
</table>
Philips 82C200/80C592:

<table>
<thead>
<tr>
<th>Baud Rate [Kbit/s]</th>
<th>BRP</th>
<th>SJW</th>
<th>TSEG1</th>
<th>TSEG2</th>
<th>SJG1</th>
<th>SJG2</th>
<th>SAM-PLE</th>
<th>MIN (B)</th>
<th>MAX (B)</th>
<th>BUS_-TIMING_0</th>
<th>BUS_-TIMING_1</th>
<th>SYNC_ON</th>
</tr>
</thead>
<tbody>
<tr>
<td>50</td>
<td>9</td>
<td>4</td>
<td>10</td>
<td>5</td>
<td>1</td>
<td>40</td>
<td>66.6</td>
<td>C9H</td>
<td>C9H</td>
<td>87H</td>
<td>87H</td>
<td>1</td>
</tr>
<tr>
<td>100</td>
<td>7</td>
<td>3</td>
<td>6</td>
<td>3</td>
<td>1</td>
<td>77</td>
<td>143</td>
<td>A5H</td>
<td>81H</td>
<td>49H</td>
<td>49H</td>
<td>0</td>
</tr>
<tr>
<td>250</td>
<td>1</td>
<td>3</td>
<td>10</td>
<td>5</td>
<td>0</td>
<td>211</td>
<td>308</td>
<td>81H</td>
<td>49H</td>
<td>49H</td>
<td>49H</td>
<td>0</td>
</tr>
<tr>
<td>500</td>
<td>0</td>
<td>3</td>
<td>10</td>
<td>5</td>
<td>0</td>
<td>421</td>
<td>615</td>
<td>80H</td>
<td>49H</td>
<td>49H</td>
<td>49H</td>
<td>0</td>
</tr>
<tr>
<td>1000</td>
<td>0</td>
<td>2</td>
<td>5</td>
<td>2</td>
<td>0</td>
<td>800</td>
<td>1333</td>
<td>80H</td>
<td>211</td>
<td>14H</td>
<td>14H</td>
<td>0</td>
</tr>
</tbody>
</table>

Intel 82527:

BUS_TIMING_0, BUS_TIMING_1, BUS_CONFIG, CPU_INTERFACE are the relevant parameters for this CAN controller.

<table>
<thead>
<tr>
<th>Baud Rate [Kbit/s]</th>
<th>BRP</th>
<th>SJW</th>
<th>SPL</th>
<th>TSEG1</th>
<th>TSEG2</th>
<th>DSC</th>
<th>BUS_-TIMING_0</th>
<th>BUS_-TIMING_1</th>
</tr>
</thead>
<tbody>
<tr>
<td>50</td>
<td>9</td>
<td>2</td>
<td>2</td>
<td>10</td>
<td>7</td>
<td>1</td>
<td>87H</td>
<td>0FAH</td>
</tr>
<tr>
<td>100</td>
<td>7</td>
<td>2</td>
<td>2</td>
<td>10</td>
<td>7</td>
<td>1</td>
<td>83H</td>
<td>0FAH</td>
</tr>
<tr>
<td>250</td>
<td>1</td>
<td>2</td>
<td>1</td>
<td>8</td>
<td>5</td>
<td>1</td>
<td>81H</td>
<td>0D8H</td>
</tr>
<tr>
<td>500</td>
<td>0</td>
<td>2</td>
<td>1</td>
<td>8</td>
<td>5</td>
<td>1</td>
<td>80H</td>
<td>0D8H</td>
</tr>
<tr>
<td>1000</td>
<td>0</td>
<td>2</td>
<td>0</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>80H</td>
<td>23H</td>
</tr>
</tbody>
</table>

Infineon 81C90/91:

BIT LEN1, BIT LEN 2 and BRP are the relevant parameters for this CAN controller.

<table>
<thead>
<tr>
<th>Baud Rate [Kbit/s]</th>
<th>BRP</th>
<th>SJW</th>
<th>TSEG1</th>
<th>TSEG2</th>
<th>BIT_LEN1</th>
<th>BIT_LEN2</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>9</td>
<td>2</td>
<td>3</td>
<td>2</td>
<td>23H</td>
<td>42H</td>
</tr>
<tr>
<td>200</td>
<td>9</td>
<td>2</td>
<td>3</td>
<td>2</td>
<td>23H</td>
<td>42H</td>
</tr>
<tr>
<td>500</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>2</td>
<td>23H</td>
<td>42H</td>
</tr>
<tr>
<td>1000</td>
<td>0</td>
<td>2</td>
<td>3</td>
<td>2</td>
<td>23H</td>
<td>42H</td>
</tr>
</tbody>
</table>
Bit Timing

A bit time is subdivided into a certain number of BTL cycles. This number results from the addition of segments SJW1, TSEG1, TSEG2 and SJW2 plus general segment INSYNC (see Figure 2).

For Intel 82527: see Figure 10.
For Infineon 81C90/91: see Figure 11.

**INSYNC:** The incoming edge of a bit is expected during this state. This segment corresponds to one BTL cycle.
SJW1 and SJW2: Synchronisation jump widths are used to compensate for phase shifts between clock oscillators of different bus nodes.

Both segments (SJW1 and SJW2) determine the maximum jump width for resynchronisation and are programmable from 1 to 4 BTL cycles. The width of SJW1 is increased to twice the programmed width (max.) during resynchronisation. The width of SJW2 is reduced or cancelled to shorten the bit time during resynchronisation.

Resynchronisation can be performed on both edges of the bus signal: recessive to dominant and dominant to recessive or on the recessive to dominant edge only, depending on the SYNCON byte in the function call CAN_HW_INIT.

TSEG1:
The sampling point is based on the number of BTL cycles programmed by TSEG1. The sampling point is located at the end of TSEG1 (SAM=0).

TSEG1 is used to compensate delay times on the bus and to reserve time to tolerate one or more miss-synchronisation pulses caused by spikes on the bus line. TSEG1 is programmable from 1 to 16 BTL cycles.

The number of samples which are made for one bit can be programmed. One (SAM=0) or three (SAM=1, not recommended at bit rates over 125 Kbits/s) samples per bit may be made. One sample allows higher bit rates whereas three samples gives better rejection to noise on the bus.

TSEG2:
Defines the time between the sampling point and the transmit point, programmable from 1 to 8 BTL cycles.

This segment is necessary to tolerate one or more miss-synchronisation spikes on the bus line. It is also necessary to guarantee sufficient time for the CAN controller to analyse the sample taken from the bus and to decide if it has lost arbitration.
INSYNC: The edge of the input signal is expected during the sync segment (duration = 1 system clock cycle = 1 fscl).

TSEG1: Timing segment 1 determines the sampling point within a bit period. This point is always at the end of segment 1. The segment is programmable from 1 to 16 fscl (see bit length register BL1).

TSEG2: Timing segment 2 provides extra time for internal processing after the sampling point. The segment is programmable from 1 to 8 fscl (see length register BL1).

SJW: To compensate for phase shifts between the oscillator frequencies of the different bus stations, each CAN controller must be able to synchronize to the relevant signal edge of the incoming signal. The synchronisation jump width (SJW) determines the maximum number of system clock pulses by which the bit period can be lengthened or shortened for resynchronisation. The synchronisation jump width is programmable from 1 to 4 fscl (see bit length register BL2).

Sample Point Configuration Requirements

Special requirements for the configuration of the BTL refer to the location of the sample point:
The correct location of the sample point is important for proper function of a transmission, especially at high speed and maximum cable length. For this reason, the following items should be considered:

- At the start of a frame, all CAN controllers in the system synchronise "hard" on the first recessive to dominant edge start bit. During arbitration, however, more than one node may simultaneously transmit. **Two times the bus delay** plus the time of the output driver and the input comparator may be required until the bus line is stable.

- The duration of TSEG1 should reflect at least the total delay time (two times the bus delay plus the internal delay in the range 100 - 200 ns).

- To improve the behaviour with respect to spikes on the bus line, an additional synchronisation buffer is recommended on the left and right side of the sample point to allow one or more non-synchronisation without sampling the wrong position within a bit frame. This buffer should correspond to the time of the SJW segments (TSEG1 and TSEG2 should not be smaller than SJW).

### Intel 82526 Bus Timing

Only a few differences exist between the bus timing calculation for the Intel and Philips CAN controller. The two controllers are fully communication compatible, however, when the baud rate is programmed the same.

#### 82526 Bit Time Calculation

\[
\begin{align*}
1 \text{ BTL Cycle (t}_{\text{BTL}}) & = \frac{2 \times (\text{Baud rate prescaler} + 1)}{f(\text{crystal})} \\
1 \text{ Bit Cycle (t}_{\text{BIT}}) & = (\text{INSYNC} + \text{SJW1} + \text{TSEG1} + \text{TSEG2} + \text{SJW2}) \times t_{\text{BTL}} \\
\text{Baud rate} & = \frac{2 \times (\text{Baud rate prescaler} + 1) \times (\text{INSYNC} + \text{SJW1} + \text{TSEG1} + \text{TSEG2} + \text{SJW2})}{f(\text{crystal})} \\
& = \frac{1}{t_{\text{BIT}}}
\end{align*}
\]

Variation in baud rate due to resynchronisation:

\[
\text{MAX(Baud rate)} = \frac{1}{t_{\text{BIT}} - (\text{SJW2} \times t_{\text{BTL}})}
\]
MIN(Baud rate) = \frac{1}{t_{\text{err}} + (SJW1 \times t_{\text{BW}})}

Programming the Intel 82526

Function CAN_HW_INIT allows the CAN controller bus timing to be programmed. The parameters refer to 82526 hardware registers in the following way:

- BUS_TIMING_0  →  Bus timing register 0
- BUS_TIMING_1  →  Bus timing register 1
- SYNCON       →  SYNCON bit in the control register

Bus Timing Register 0:

<table>
<thead>
<tr>
<th>MSB</th>
<th>7</th>
<th>SJW B</th>
<th>Synchronisation Jump Width</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>6</td>
<td>SJW A</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>BRP 5</td>
<td>Baud Rate Prescaler</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>BRP 4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>BRP 3</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>BRP 2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>BRP 1</td>
<td></td>
</tr>
<tr>
<td>LSB</td>
<td>0</td>
<td>BRP 0</td>
<td></td>
</tr>
</tbody>
</table>

Baud Rate Prescaler (BRP):

The BTL cycle time is determined by programming the six bits of the baud rate prescaler. The BTL cycle time is derived from the system cycle time (the system cycle time is twice the crystal time). The desired baud rate is determined by the BTL cycle time and the programmable bit timing segments.

\[
\text{BRP} = 2^5 \times \text{BRP5} + 2^4 \times \text{BRP4} + 2^3 \times \text{BRP3} + 2^2 \times \text{BRP2} + 2^1 \times \text{BRP1} + \text{BRP0}
\]

Synchronisation Jump Width (SJW):

The synchronisation jump width defines the maximum number of BTL cycles that a bit may be shortened or lengthened by one resynchronisation during transmission of a data frame or remote frame. Synchronisation jump width is programmable by bits SJW B and SJW A as depicted in the following table:
### SJW B, SJW A, SJW 1 = SJW 2

<table>
<thead>
<tr>
<th>SJW B</th>
<th>SJW A</th>
<th>SJW 1 = SJW 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1 BTL cycle</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>2 BTL cycles</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>3 BTL cycles</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>4 BTL cycles</td>
</tr>
</tbody>
</table>

### Bus Timing Register 1:

**MSB**

<table>
<thead>
<tr>
<th>7</th>
<th>SAMPLE</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>TSEG 2.2 Time Segment 2</td>
</tr>
<tr>
<td>5</td>
<td>TSEG 2.1</td>
</tr>
<tr>
<td>4</td>
<td>TSEG 2.0</td>
</tr>
<tr>
<td>3</td>
<td>TSEG 1.3 Time Segment 1</td>
</tr>
<tr>
<td>2</td>
<td>TSEG 1.2</td>
</tr>
<tr>
<td>1</td>
<td>TSEG 1.1</td>
</tr>
<tr>
<td>LSB</td>
<td>TSEG 1.0</td>
</tr>
</tbody>
</table>

**SAMPLE:**

This determines the number of samples of the serial bus which are made by the CAN controller. If SAMPLE is set to "low", a bit is sampled once. If SAMPLE is set to "high", three samples per bit are made. SAMPLE=0 allows higher bit rates whereas SAMPLE=1 provides better rejection to noise on the bus (SAMPLE=1 is not recommended at bit rates over 125 Kbits/s).

**Time Segment 1 and Time Segment 2 (TSEG1, TSEG2):**

TSEG1 and TSEG2 are programmable as illustrated in the tables below:

<table>
<thead>
<tr>
<th>1.3</th>
<th>1.2</th>
<th>TSEG</th>
<th>1.1</th>
<th>1.0</th>
<th>TSEG1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1 BTL cycle</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2 BTL cycle</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>3 BTL cycle</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>4 BTL cycle</td>
</tr>
<tr>
<td>.</td>
<td>.</td>
<td>.</td>
<td>.</td>
<td>.</td>
<td>.</td>
</tr>
<tr>
<td>.</td>
<td>.</td>
<td>.</td>
<td>.</td>
<td>.</td>
<td>.</td>
</tr>
</tbody>
</table>
SYNCON:

CAN controller resynchronisation mode. Resynchronisation can be performed on both edges of the bus signal. Recessive to dominant and dominant to recessive, or on the recessive to dominant edge only, depending on the SYNCON value.

SYNCON=1: on both edges (not recommended at bit rates exceeding 100 Kbits/s).

SYNCON=0: on the edge of a dominant level only if the bus level monitored at the last sample point was a recessive level.

82526 Programming Restrictions

The following configurations are not allowed:

(BRP=0) AND (SAMPLE=0) AND (TSEG2 + SJW2 < 3 BTL cycles)
(BRP=0) AND (SAMPLE=1) AND (TSEG2 + SJW2 < 4 BTL cycles)
(BRP=0) AND (TSEG1 + SJW1 < 4 BTL cycles)
(TSEG1 = 1) AND (SJW1 < 3 BTL cycles)

82526 Programming Example

Baud rate prescaler = 0
Crystal frequency = 16 MHz
INSYNC = 1 BTL cycle (is always 1)
SJW1 = 1 BTL cycle
TSEG1 = 3 BTL cycles

<table>
<thead>
<tr>
<th>TSEG2</th>
<th>TSEG</th>
<th>TSEG</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.2</td>
<td>2.1</td>
<td>2.0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
TSEG2 = 2 BTL cycles
SJW2 = 1 BTL cycle
SAMPLE = 0

\[ t_{BTL} = \frac{2 \times (0 + 1)}{16 \text{ MHz}} = 0.125 \text{ ms} \]

1 bit cycle = \((1 + 1 + 3 + 2 + 1) \times 0.125 \text{ ms} = 8 \times 0.125 \text{ ms} = 1 \text{ ms} \)

Baud rate = \(\frac{16 \text{ MHz}}{2 \times (0 + 1) \times 8} = 1 \text{ Mbits/s} \)

Variation in baud rate due to resynchronisation:

\[
\begin{align*}
\text{MAX(baud rate)} & = \frac{1}{(1 \text{ ms} - (1 \times 0.125 \text{ ms}))} = 1.14 \text{ Mbits/s} \\
\text{MIN(baud rate)} & = \frac{1}{(1 \text{ ms} + (1 \times 0.125 \text{ ms}))} = 0.89 \text{ Mbits/s}
\end{align*}
\]

Parameters for CAN_HW_INIT:

- \text{BUS\_TIMING\_0} = 0H
- \text{BUS\_TIMING\_1} = 12H
- \text{SYNCON} = 0 (baud rate exceeds 100 Kbits/s)

**Intel 82527 Bus Timing**

82527 Bit Time Calculation

\[
\text{Baud Rate} = \frac{f(\text{crystal})}{(\text{DSC} + 1) \times (\text{BRP} + 1) \times (3 + \text{TSEG1} + \text{TSEG2})}
\]

**Programming the Intel 82527**

Function CAN_HW_INIT allows the CAN controller bus timing to be programmed. The parameters refer to 82527 hardware registers in the following way:

- \text{BUS\_TIMING\_0} → Bus timing register 0
- \text{BUS\_TIMING\_1} → Bus timing register 1
- \text{BUS\_CONFIG} → Bus configuration register
- \text{CPU\_INTERFACE} → CPU interface register
Bus Timing Register 0:

<table>
<thead>
<tr>
<th>MSB</th>
<th>Bit</th>
<th>SJW A</th>
<th>SJW B</th>
<th>BRP 5</th>
<th>BRP 4</th>
<th>BRP 3</th>
<th>BRP 2</th>
<th>BRP 1</th>
<th>BRP 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td>Synchronisation Jump Width</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
<td>SJW B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
<td>LSB</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Baud Rate Prescaler (BRP):

The valid programmed values are 0..63.
The baud rate prescaler programs the length of one time quantum as follows:

\[ \text{tq} = \text{tSCLLK} \times (\text{BRP} + 1) \]
\[ \text{BRP} = 2^5 \times \text{BRP5} + 2^4 \times \text{BRP4} + 2^3 \times \text{BRP3} + 2^2 \times \text{BRP2} + 2^1 \times \text{BRP1} + \text{BRP0} \]

Synchronisation Jump Width (SJW):

The synchronisation jump width defines the maximum number of BTL cycles that a bit may be shortened or lengthened by one resynchronisation during transmission of a data frame or remote frame. Synchronisation jump width is programmable by bits SJW B and SJW A as depicted in the following table:

<table>
<thead>
<tr>
<th>SJW B</th>
<th>SJW A</th>
<th>SJW 1 = SJW 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1 BTL cycle</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>2 BTL cycles</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>3 BTL cycles</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>4 BTL cycles</td>
</tr>
</tbody>
</table>
Bus Timing Register 1:

<table>
<thead>
<tr>
<th>MSB</th>
<th>SAMPLE</th>
<th>TSEG 2.2</th>
<th>Time Segment 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
<td>TSEG 2.1</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
<td>TSEG 2.0</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
<td>TSEG 1.3</td>
<td>Time Segment 1</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td>TSEG 1.2</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>TSEG 1.1</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>TSEG 1.0</td>
<td></td>
</tr>
<tr>
<td>LSB</td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

SAMPLE:

This determines the number of samples of the serial bus which are made by the CAN controller. If SAMPLE is set to "low", a bit is sampled once. If SAMPLE is set to "high", three samples per bit are made. SAMPLE=0 allows higher bit rates whereas SAMPLE=1 provides better rejection to noise on the bus (SAMPLE=1 is not recommended at bit rates over 125 Kbits/s).

Time Segment 1 and Time Segment 2 (TSEG1, TSEG2):

TSEG1 and TSEG2 are programmable as illustrated in the tables below:

<table>
<thead>
<tr>
<th>1.3</th>
<th>1.2</th>
<th>TSEG 1.1</th>
<th>TSEG 1.0</th>
<th>TSEG1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1 BTL cycle</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>2 BTL cycle</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>3 BTL cycle</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>4 BTL cycle</td>
</tr>
<tr>
<td>.</td>
<td>.</td>
<td>.</td>
<td>.</td>
<td></td>
</tr>
<tr>
<td>.</td>
<td>.</td>
<td>.</td>
<td>.</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>16 BTL cycle</td>
</tr>
</tbody>
</table>
Bus Configuration Register:

<table>
<thead>
<tr>
<th>MSB</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>LSB</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>CoBy</td>
<td>Pol</td>
<td>0</td>
<td>DCT1</td>
<td>0</td>
<td>DcR1</td>
<td>0</td>
</tr>
</tbody>
</table>

Comparator Bypass (CoBy):

One: The input comparator is bypassed and the RX0 input is regarded as the valid bus input (DcR0 must be set to zero).
Zero: Normal operation: RX0 and RX1 are the inputs to the input comparator.

Polarity (Pol):

One: if the input comparator is bypassed then a logical one is interpreted as dominant and a logical zero is recessive on the RX0 input.
Zero: If the input comparator is bypassed then a logical one is interpreted as recessive and a logical zero is dominant bit on the RX0 input.

Disconnect TX1 output (DcT1):
One: Disables the TX1 output driver. This mode is for use with a single wire bus line, or in the case of a differential bus when the two bus lines are shorted together.
Zero: Enables the TX1 output driver (default after hardware reset).

Disconnect RX1 input (DcR1):
One: RX1 is disabled and the RX1 input is disconnected from the inverting comparator input and is replaced by a VCC/2 reference voltage.
Zero: RX1 is enabled and the RX1 input is connected to the inverting input of the input comparator.

Disconnect RX0 input (DcR0):
One: RX0 is disabled and the RX0 input is disconnected from the non-inverting comparator input and replaced by a VCC/2 reference voltage. The MUX bit is in the CPU Interface register (02H) must be set to one to activate the VCC/2 reference voltage.
Zero: RX0 is enabled and the RX0 input is connected to the non-inverting input of the input comparator.

CPU Interface Register:

<table>
<thead>
<tr>
<th>MSB</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>LSB</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RstSt</td>
<td>DSC</td>
<td>DMC</td>
<td>PwD</td>
<td>Sleep</td>
<td>MUX</td>
<td>0</td>
<td>Cen</td>
<td></td>
</tr>
</tbody>
</table>

Hardware reset status (RstSt):
One: The hardware reset of the 82527 is active (RESET# is low). While reset is active, no access to 82527 is possible.
Zero: Normal operation, the CPU must insure this bit is zero before the
first access to the 82527 after reset is done. This bit is written by the 82527.

Divide system clock (DSC):

The SCLK may not exceed 10 Mhz.
One: The system clock, SCLK, is equal to XTAL/2.
Zero: The system clock, SCLK, is equal to XTAL.
This bit is written by the CPU.

Divide memory clock (DMC):

The memory clock may not exceed 8 MHz.
One: The memory clock, MCLK is equal to SCLK/2.
Zero: The memory clock, MCLK is equal to SCLK.
This bit is written by the CPU.

Power down mode enable (PwD) and Sleep mode enable (Sleep):

<table>
<thead>
<tr>
<th>PwD</th>
<th>Sleep</th>
</tr>
</thead>
<tbody>
<tr>
<td>zero</td>
<td>zero</td>
</tr>
<tr>
<td>one</td>
<td>zero</td>
</tr>
<tr>
<td>zero</td>
<td>one</td>
</tr>
</tbody>
</table>

This bit is written by the CPU.

Multiplex for ISO Low Speed Physical Layer (MUX):

If VCC/2 is used to implement the basic CAN physical layer, pin 24 provides the voltage output VCCC/2, and pin 11 is the interrupt output transmitted to the CPU. Otherwise, only the interrupt is available on pin 24. VCC/2 is only available during normal operation and during Sleep Mode and not during Power Down Mode.

**NOTE:**

The DcR1 bit (address 2FH) must be set to enable VCC/2 on pin 24.

One: ISO low speed physical layer active: pin 24 = VCC/2, pin 11 = INT#.
Clockout enable (Cen):

One: Clockout signal is enabled.
Zero: Clockout signal is disabled.

**Infineon 81C90/91 Bus Timing**

**81C90/91 Bit Time Calculation**

\[
\begin{align*}
\text{fosc} &= \frac{1}{f_{\text{crystal}}} \\
\text{fscl} &= (\text{BRP} + 1)^*2*\text{fosc} \\
\text{fscl} &= (\text{BRP} + 1)^*(2 / f_{\text{crystal}}) \\
\text{TSEG1} &= (TS1 +1)^*\text{fscl} \\
\text{TSEG2} &= (TS2 +1)^*\text{fscl} \\
\text{SJW} &= (SJW + 1)^*\text{fscl} \\
\text{Bit length} &= \text{TSEG1} + \text{TSEG2} + 1 \text{ fscl} \\
\text{Baud rate} &= \frac{f_{\text{crystal}}}{(2*(\text{BRP} + 1) * (3 + \text{TSEG1} + \text{TSEG2}))}
\end{align*}
\]

**Programming the Infineon 81C90/91**

Function CAN_HW_INIT allows the CAN controller bus timing to be programmed. The parameters refer to 81C90/91 hardware registers in the following way:

- **BIT_LENGTH_1_REG** → Bit length register 1
- **BIT_LENGTH_2_REG** → Bit length register 2
- **OUT_CONTROL_REG** → Output control register
- **SLEEP_AND_BR_PRESCALE** → Combination of:
  - Sleep mode enable (SME) of Control register and baud rate prescaler
- **CLOCK_CONTROL_REG** → Clock control register.
  Determines the output frequency at pin CLK.
Bit Length Register 1:

<table>
<thead>
<tr>
<th>MSB</th>
<th>7</th>
<th>SAM</th>
<th>Sample rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td></td>
<td>TS2.2</td>
<td>Length of segment 2</td>
</tr>
<tr>
<td>5</td>
<td></td>
<td>TS2.2</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
<td>TS2.0</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td>TS1.3</td>
<td>Length of segment 1</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>TS1.2</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>TS1.1</td>
<td></td>
</tr>
<tr>
<td>LSB</td>
<td>0</td>
<td>TS1.0</td>
<td></td>
</tr>
</tbody>
</table>

SAM: Sample rate

One: Input signal is sampled three times per bit.
Zero: Input signal is sampled once per bit.
Note: Bit SAM should only be set to 1 using very low baud rates.

TS2.2-TS2.0: Length of segment 2 (TSEG2)

\[ TSEG2 = (TS2 + 1) \times f_{sc1} \]

TS1.3-TS1.0: Length of segment 2 (TSEG1)

\[ TSEG1 = (TS1 + 1) \times f_{sc1} \]

Bit Length Register 2:

<table>
<thead>
<tr>
<th>MSB</th>
<th>7</th>
<th>IPOL</th>
<th>Input polarity</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td></td>
<td>DI</td>
<td>Digital Input</td>
</tr>
<tr>
<td>5</td>
<td></td>
<td>---</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
<td>---</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td>---</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>SM</td>
<td>Speed mode</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>SJW.1</td>
<td>Maximum synchronisation jump width</td>
</tr>
<tr>
<td>LSB</td>
<td>0</td>
<td>SJW.0</td>
<td></td>
</tr>
</tbody>
</table>

SJW.1-S JW.0: Maximum synchronisation jump width.
SJWidth = (SJW + 1) * fscl

SM: Speed mode

Determines which edges are used for synchronisation.
One: Both edges are used.
Zero: Recessive to dominant is used.
Note: According to CAN specification this bit should not be set to 1.

DI: Digital input

One: The input signal on pin RX0 is evaluated digitally. The input comparator is inactive. Pin RX1 should be on Vss.
Zero: The input signal is applied to the input comparator.

IPOL: Input polarity

One: The input level is inverted.
Zero: The input level remains unaltered.

Output Control Register:

<table>
<thead>
<tr>
<th>MSB</th>
<th>OCTP.1</th>
<th>OCTN.1</th>
<th>OCP.1</th>
<th>OCTP.0</th>
<th>OCTN.0</th>
<th>OCP.0</th>
<th>OCM.1</th>
<th>OCM.0</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Output modes:

<table>
<thead>
<tr>
<th>OCM.1</th>
<th>OCM.0</th>
<th>Output mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>x</td>
<td>Normal mode TX0 = Bit sequence, TX1 = Bit sequence</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Test mode TX0 = Bit sequence, TX1 = RX0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Clock mode TX0 = Bit sequence, TX1 = Bit clock</td>
</tr>
</tbody>
</table>
Output programming:

<table>
<thead>
<tr>
<th>OCTP.x</th>
<th>OCTN.x</th>
<th>OCP.x</th>
<th>Data</th>
<th>TxP</th>
<th>TxN</th>
<th>Txx-Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0=dominant</td>
<td>OFF</td>
<td>OFF</td>
<td>float</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1=recessive</td>
<td>OFF</td>
<td>OFF</td>
<td>float</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>OFF</td>
<td>OFF</td>
<td>float</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>OFF</td>
<td>OFF</td>
<td>float</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>OFF</td>
<td>ON</td>
<td>LOW</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>OFF</td>
<td>OFF</td>
<td>float</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>OFF</td>
<td>OFF</td>
<td>float</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>OFF</td>
<td>ON</td>
<td>LOW</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>OFF</td>
<td>OFF</td>
<td>float</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>ON</td>
<td>OFF</td>
<td>HIGH</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>OFF</td>
<td>OFF</td>
<td>float</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>OFF</td>
<td>ON</td>
<td>LOW</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>ON</td>
<td>OFF</td>
<td>HIGH</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>ON</td>
<td>OFF</td>
<td>HIGH</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>OFF</td>
<td>ON</td>
<td>LOW</td>
</tr>
</tbody>
</table>

Sleep and BR Prescale Register:

<table>
<thead>
<tr>
<th>MSB</th>
<th>---</th>
<th>SME</th>
<th>Sleep mode enable</th>
<th>BRP5</th>
<th>Baud rate prescaler</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>SME</td>
<td>Sleep mode enable</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>BRP5</td>
<td>Baud rate prescaler</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>BRP4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>BRP3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>BRP2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>BRP1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>BRP0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

SME: Sleep mode enable

One: The sleep mode is enabled: the crystal oscillator is deactivated, all other activates are inhibited.
The wake up is done by a reset signal or by an active signal at the CS pin or by an input edge going from recessive to dominant at pin Rx0 or Rx1.
Zero: Normal operation.
Clock Control Register:

<table>
<thead>
<tr>
<th>MSB</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>LSB</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>CC3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CC0</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CC3</th>
<th>CC2</th>
<th>CC1</th>
<th>CC0</th>
<th>Output frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>fosc</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>fosc/2</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>fosc/4</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>fosc/6</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>fosc/8</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>fosc/10</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>fosc/12</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>fosc/14</td>
</tr>
<tr>
<td>1</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>switched off (low level)</td>
</tr>
</tbody>
</table>

81C90/91 Programming Example

Init the CAN communication controller (81C91) for a baud rate of 1000 Kbauds/s (CAN controller with 16000 kHz clock):

Baud rate prescaler reg.

```
---- ---- ---- ---- ---- ---- ---- ----
----- BRP5 BRP4 BRP3 BRP2 BRP1 BRP0
---- ---- ---- ---- ---- ---- ---- ----
0     0     0     0     0     0     0     0 = 00H
```

\[ fscl = (BRP + 1) \times 2 \times fosc \quad (fosc = 1 \, / \, fcrystal) \]

\[ fscl = (BRP + 1) \times (2 / fcrystal) = (0 + 1) \times 2 / 16000 = 1 / 8000 = 0.000125 \, mS \]
Bit Length Register 1:

------------------------------------------------------------------
SAM TS2.2 TS2.1 TS2.0 TS1.3 TS1.2 TS1.1 TS1.0
0       0        1         0         0         0        1        1 = 23H

TS1 = 3
TS2 = 2
TSEG1 = (TS1 + 1) * fsc = (3 + 1) * fsc = 4 * 0.000125 = 0.0005 mS
TSEG2 = (TS2 + 1) * fsc = (2 + 1) * fsc = 3 * 0.000125 = 0.000375 mS

Bit Length Register 2:

--------------------------------------------------------
IPOL DI ----- ----- ----- SIM SJW.1 SJW.2
0       0     0     0      0     0        1          0     = 02H

SJWidth = (SJW + 1) * fsc = (2 + 1) * fsc = 0.000375 mS

Bit length:

fbl = TSEG1 + TSEG2 + 1 * fsc = 0.0005 + 0.000375 + 0.000125 = 0.001 mS

Baud rate:

BR = fcrystal / (2 * (BRP + 1) * (TS1 + TS2 + 3)) = 16000 / (2 * (0 + 1) * (3 + 2 + 3))
= 1000 kHz

**Philips 82C200/80C592 Bus Timing**

Only a few differences exist between the bus timing calculation for the Intel and Philips CAN controller. The two controllers are fully communication compatible, however, when the baud rate is programmed the same.

**82C200/80C592 Bit Time Calculation**

\[
1 \text{ BTL Cycle (} t_{\text{BTL}} \text{)} = \frac{2 \times (\text{Baud rate prescaler + 1})}{\text{crystal}}
\]

\[
1 \text{ Bit Cycle (} t_{\text{BIT}} \text{)} = (\text{INSYNC + TSEG1 + TSEG2}) \times t_{\text{BTL}}
\]
Baud rate

\[
\text{Baud rate} = \frac{f(\text{crystal})}{2 \times (\text{Baud rate prescaler} + 1) \times (\text{INSYNC} + \text{TSEG1} + \text{TSEG2})}
\]

\[
= \frac{1}{t_{\text{BIT}}}
\]

Variation in baud rate due to resynchronisation:

\[
\text{MAX(Baud rate)} = \frac{1}{t_{\text{BIT}} - (SJW2 \times t_{\text{BTL}})}
\]

\[
\text{MIN(Baud rate)} = \frac{1}{t_{\text{BIT}} + (SJW1 \times t_{\text{BTL}})}
\]

**Programming the Philips 82C200/80C592**

Function CAN_HW_INIT allows the CAN controller bus timing to be programmed. The parameters refer to 82C200 hardware registers in the following way:

- **BUS_TIMING_0**  \(\rightarrow\)  Bus timing register 0
- **BUS_TIMING_1**  \(\rightarrow\)  Bus timing register 1
- **SYNCON**  \(\rightarrow\)  SPEED MODE bit in the control register

**Bus Timing Register 0:**

<table>
<thead>
<tr>
<th>MSB</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>LSB</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>SJW B</td>
<td>SJW A</td>
<td>BRP 5</td>
<td>BRP 4</td>
<td>BRP 3</td>
<td>BRP 2</td>
<td>BRP 1</td>
<td>BRP 0</td>
<td></td>
</tr>
</tbody>
</table>

Synchronisation Jump Width (SJW):

Baud Rate Prescaler (BRP):

The BTL cycle time is determined by programming the six bits of the baud rate prescaler. The BTL cycle time is derived from the system cycle time (the system...
cycle time is twice the crystal time). The desired baud rate is determined by the BTL cycle time and the programmable bit timing segments.

$$BRP = 2^5 \times BRP_5 + 2^4 \times BRP_4 + 2^3 \times BRP_3 + 2^2 \times BRP_2 + 2^1 \times BRP_1 + BRP_0$$

Synchronisation Jump Width (SJW):

The synchronisation jump width defines the maximum number of BTL cycles that a bit may be shortened or lengthened by one resynchronisation during transmission of a data frame or remote frame. Synchronisation jump width is programmable by bits SJW B and SJW A as depicted in the following table:

<table>
<thead>
<tr>
<th>SJW B</th>
<th>SJW A</th>
<th>SJW 1 = SJW 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1 BTL cycle</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>2 BTL cycles</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>3 BTL cycles</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>4 BTL cycles</td>
</tr>
</tbody>
</table>

Bus Timing Register 1:

<table>
<thead>
<tr>
<th>MSB</th>
<th>SAMPLE</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>TSEG 2.2 Time Segment 2</td>
</tr>
<tr>
<td>6</td>
<td>TSEG 2.1</td>
</tr>
<tr>
<td>5</td>
<td>TSEG 2.0</td>
</tr>
<tr>
<td>4</td>
<td>TSEG 1.3 Time Segment 1</td>
</tr>
<tr>
<td>3</td>
<td>TSEG 1.2</td>
</tr>
<tr>
<td>2</td>
<td>TSEG 1.1</td>
</tr>
<tr>
<td>1</td>
<td>TSEG 1.0</td>
</tr>
<tr>
<td>0</td>
<td>TSEG 1.0</td>
</tr>
</tbody>
</table>

SAMPLE:

This determines the number of samples of the serial bus which are made by the CAN controller. If SAMPLE is set to "low", a bit is sampled once. If SAMPLE is set to "high", three samples per bit are made. SAMPLE=0 allows higher bit rates, whereas SAMPLE=1 provides better rejection to noise on the bus (SAMPLE=1 is not recommended at bit rates over 125 Kbits/s).

Time Segment 1 and Time Segment 2 (TSEG1, TSEG2):
TSEG1 and TSEG2 are programmable as illustrated in the tables below:

<table>
<thead>
<tr>
<th>1.3</th>
<th>1.2</th>
<th>TSEG</th>
<th>TSEG1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>2.2</th>
<th>TSEG</th>
<th>TSEG2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

SYNCON:

CAN controller resynchronisation mode. Resynchronisation can be performed on both edges of the bus signal: recessive to dominant and dominant to recessive, or on the recessive to dominant edge only, depending on the SYNCON value.

SYNCON=1: Synchronisation on both edges (not recommended at bit rates over 100 Kbits/s).

SYNCON=0: Synchronisation on the edge of a dominant level only if the bus level monitored at the last sample point was a recessive level.

**82C200/80592 Programming Example**

Baud rate prescaler = 9

Crystal frequency = 16 MHz
INSYNC = 1 BTL cycle (is always 1)

SJW1 = 4 BTL cycles
TSEG1 = 4 BTL cycles
TSEG2 = 3 BTL cycles
SJW2 = 4 BTL cycle

SAMPLE = 1

t_{BTL} = 2 * (9 + 1) / 16 MHz = 1.25ms

1 bit cycle = (1 + 4 + 3) * 1.25ms = 8 * 1.25ms = 10 ms

Baud rate = 16 MHz / (2 * (9 + 1) * 8) = 100 Kbits/s

Variation in baud rate due to resynchronisation:

MAX(baud rate) = 1 / (10ms - (4 * 1.25ms)) = 200 Kbits/s
MIN(baud rate) = 1 / (10ms + (4 * 1.25ms)) = 66.6 Kbits/s

Parameters for CAN_HW_INIT:

BUS_TIMING_0 = C9H
BUS_TIMING_1 = A3H
SYNCON = 0

Application Examples

Example 1 (Philips 82C200/80592)

```c
#pragma large
#pragma debug
#pragma registerbank(0)
#pragma pagelength(80) pagewidth(110)
/******************************************************************************
  *
  * METTLER & FUCHS AG, CH-8953 Dietikon
  *
  ******************************************************************************/

* * B C A N D E M O P R O G R A M M
```
Purpose:

Simple demo program for the RTX-51 CAN interface

Target system:

8051 system with Philips 82C200 or 80592 CAN controller
Hardware specific features reside in file BCANCONF.A51 or
CCONF592.A51.

File name : BCANDEMO.C51

Versions:

- 19. November 1990; Th. Fischler; Version 0.1
  First Version
- 14. October 1991; Th. Fischler; Version 1.0
  adapted to RTX-51 V4.0

Copyright 1990 .. 2002 METTLER & FUCHS AG, CH-8953 Dietikon

/
#include <reg51.h>  /* Processor-specific registers */
#include <rtx51.h>  /* RTX-51 function calls (Use */
#include "rtxcan.h"  /* CAN function calls */

/* DEFINES */
==============
#define SEND_TASK 1
#define REC_TASK 2

/* Global variables */
===============
struct can_message_struct xdata ts, tr;  /* CAN send and receive data */
unsigned char i;
unsigned int t1_count, t2_count;

void rec_task (void) _task_ REC_TASK _priority_ 1
{
    for (;;) {
        can_receive (0xff, &tr);
        t2_count++;
    }
}

void send_task (void) _task_ SEND_TASK
{
    /* Start CAN Task */
    if (can_task_create() == C_OK) {
        /* Init the CAN communication controller for a baud rate */
        /* of 50 Kbauds/s (CAN controller with 16 MHz clock): */
        /* Baud rate prescaler : 19 */
        /* INSYNC : 1 */
        /* TSEG1 : 4 */
        /* TSEG2 : 3 */
        /* SJW1= SJW2 : 4 */
        /* SAMPLING : 1 (three samples / bit taken)*/
    }
}
SYNCH-Mode : 1 (transitions from recessive to dominant and vice versa are used for resynchronisation)

\[
t_{BTL} = 2 \times (19 + 1) / 16 \text{ MHz} = 2.5\text{ms}
\]

1 bit cycle = \((1 + 4 + 3) \times 2.5\text{ms} = 20\text{ ms}\)

Baud rate = \(16 \text{ MHz} / (2 \times (19 + 1) \times 8) = 50 \text{ Kbits/s}\)

Variation of bit time due to resynchronisation

\[
\begin{align*}
\text{MAX (Baud rate)} &= 1 / (20\text{ms} - (4 \times 2.5\text{ms})) = 100 \text{ Kbauds/s} \\
\text{MAX (Baud rate)} &= 1 / (20\text{ms} + (4 \times 2.5\text{ms})) = 33.3 \text{ Kbauds/s}
\end{align*}
\]

Set output-control register to FFH

can_hw_init (0xd3,0xa3,0xff,1,0);

can_def_obj (1,8,D_SEND);
can_def_obj (2,8,D_REC);

Set the RTX-51 system clock to 20 ms (12 MHz clock)

os_set_slice (20000);

Create the receive task

os_create_task (REC_TASK);

Start communication

can_start();

t1_count = 0;
t2_count = 0;

Init the send object

ts.identifier = 1;
for (i=0; i<=7; i++) ts.c_data[i] = i;
for (;;) {
  Send an object every 100 ms
  can_send (&ts);
  os_wait (K_TMO, 5, 0);
  Fill object with new data
  for (i=0; i<=7; i++) ts.c_data[i]=ts.c_data[i]+1;
  t1_count++;
}
void main (void)
{
    os_start_system (SEND_TASK);
}

/* END of MODULE BCANDEMO */

Compiling and Linking the Program for the Philips 80C592:

c51.exe bcandemo.c51
a51.exe cconf592.a51
a51.exe rtxconf.a51
BL51 bcandemo.obj,cconf592.obj,rtxconf.obj,canp592.lib rtx51 ramsize(256)

Depending on the CAN controller chip and CPU used above shown sequence has to be modified slightly (see examples contained on distribution disk).

Example 2 (intel 82527)

#pragma large
#pragma debug
#pragma registerbank(0)
#pragma pagelength(80) pagewidth(110)
 purpose: *
    Simple demo-program for the RTX-51 CAN-Interface *
* Targetsystem: *
  8051-system with Intel 82527 CAN-Controller *
  HW-specific features resides in the file GCANCONF.A51 *
/ * Imports */
/**---------*/
#include <rtx51.h>                 /* RTX-51 function calls */
#include "rtxcan.h"                 /* CAN function calls */

/* Defines */
/**-------*/
#define SEND_TASK 1
#define REC_TASK_1 2
#define REC_TASK_2 3
#define REC_TASK_3 4

/* Global Variables */
/*------------------*/
/* CAN-send and receive data */
struct can_message_struct xdata ts[14];
struct can_message_struct xdata tr[14];
unsigned char i, j, done;
unsigned int nx;
unsigned int dent;
unsigned char count[14];

/* Test Tasks */
***************/
void rec_task_1 (void) _task_ REC_TASK_1 _priority_ 1
{ 
    unsigned char i;
    done = can_bind_obj(1);
    for (;;)
    { /* wait for Message #1 */
        done = can_wait(0xff, &tr[1]);
    }
}
if (done == C_OK){
    done = can_get_status();
    if (tr[1].identifier == 1) {
        /* Message 6 ts.data = datas of received message */
        for (i=0; i<=7; i++) ts[6].c_data[i]=tr[1].c_data[i];
        count[1]++;
        /* count --> 1. data of Message 9 */
        ts[9].c_data[0] = count[1];
        /* send Message 9 */
        done = can_send(&ts[9]);
    }
}

void rec_task_2 (void) _task_ REC_TASK_2 _priority_ 1
{
    unsigned char i;
    done = can_bind_obj(2);
    for (;;) {
        done = can_wait(0xff,&tr[2]);
        if (done == C_OK){
            done = can_get_status();
            if (tr[2].identifier == 2) {
                for (i=0; i<=7; i++) ts[7].c_data[i]=tr[2].c_data[i];
                count[2]++;
                ts[10].c_data[0] = count[2];
                done = can_send(&ts[10]);
            }
        }
    }
}

void rec_task_3 (void) _task_ REC_TASK_3 _priority_ 1
{
    unsigned char i;
    done = can_bind_obj(3);
    for (;;) {
        done = can_wait(0xff,&tr[3]);
        if (done == C_OK){
            done = can_get_status();
            if (tr[3].identifier == 3) {
                for (i=0; i<=7; i++) ts[8].c_data[i]=tr[3].c_data[i];
                count[3]++;
                ts[11].c_data[0] = count[3];
                done = can_send(&ts[11]);
            }
        }
    }
}

void send_task (void) _task_ SEND_TASK

if (can_task_create() == C_OK) {
    /* Init the CAN comm. controller (82527) for a baud rate of 1000Kbauds/s (CAN controller with 16 MHz clock): */
    /* SJW Resynchronization jump width: 2 */
    /* BRP Baud rate prescaler: 0 */
    /* Spl Sampling mode: 0 */
    /* TSEG1: 2 */
    /* TSEG2: 3 */
    /* CoBy Comparator bypass: 1 */
    /* Pol Polarity: 0 */
    /* DcT1 Disconnect TX1 output: 1 */
    /* DcT2 Disconnect Rx1 input: 1 */
    /* DcR0 Disconnect RX0 input: 0 */
    /* RstSt Hardware reset status: 0 */
    /* DSC Divide system clock: 1 */
    /* DMC Divide memory clock: 0 */
    /* PwD Power down mode enabled: 0 */
    /* Sleep Sleep mode enable: 0 */
    /* MUX Multiplex for ISO low speed physical layer: 0 */
    /* Cen Clocckout enable: 1 */
    /* Baud rate = XTAL / [(DSC+1)*(BRP+1)*(3+TSEG1 + TSEG2)] */
    /* Baud rate = 16000/ [(1 +1)*(0 +1)*(3+2 + 3 )] */
    /* = 1000KHz */
    /* init for 1000KHz Baud */
    /* can Bus freq = XTAL/[(DSC+1)*(BRP+1)*(3+TSEG1+TSEG2)] */
    /* can Bus freq = 16000 / [(2)*(1)*(3)] */
    /* */
    /* BTR0 BTR1 BUS_CONFIG CPU_IF dummy */
    done = can_hw_init (0x80, 0x23, 0x5E, 0x41, 00);
    done = can_get_status();
    /* Receive Objects definitions */
    done= can_def_obj (1,8,D_REC);
    done = can_get_status();
    done= can_def_obj (2,8,D_REC);
    done = can_get_status();
    done= can_def_obj (3,8,D_REC);
    done = can_get_status();
    done= can_def_obj (4,8,D_REC);
    done = can_get_status();
    done= can_def_obj (5,8,D_REC);
    done = can_get_status();
    done= can_def_obj (6,8,D_SEND);
    done = can_get_status();
    done= can_def_obj (7,8,D_SEND);
    done = can_get_status();
    done= can_def_obj (8,8,D_SEND);
    done = can_get_status();
    done= can_def_obj (9,8,D_SEND);
done = can_get_status();
done = can_def_obj(10,8,D_SEND);
done = can_get_status();
done = can_def_obj(11,8,D_SEND);
done = can_get_status();

/* load send identification and datas */
for (inx=6; inx<=11; inx++) {
    ts[inx].identifier = inx;
    for (i=0; i<=7; i++) ts[inx].c_data[i]=0;
    done = can_write(&ts[inx]);
}

/* Automatic answer to request object definition */
done = can_def_obj(12,8,D_SEND_R_REC);
done = can_get_status();
/* load identification and datas */
ts[12].identifier = 12;
for (i=0; i<=7; i++) ts[12].c_data[i]=0;
done = can_write(&ts[12]);

/* Set the RTX-51 System-Clock to 10 ms (12MHz Clock) */
os_set_slice(10000);

/* Create the receive-tasks */
os_create_task(REC_TASK_1);
os_create_task(REC_TASK_2);
os_create_task(REC_TASK_3);

for (inx=0; inx<=13; inx++) {
    count[inx] = 0;
}

/* start Can controller */
done = can_start();

for (;;) {
    /* if Object 1 received, send Object 6 */
    if (count[1] > 0) {
        ts[6].c_data[0] = count[1];
        done = can_send(&ts[6]);
        done = can_get_status();
        os_wait(K_TMO, 5, 0);
        count[1]--;
    }

    /* if Object 2 received, send Object 7 */
    if (count[2] > 0) {
        ts[7].c_data[0] = count[2];
        done = can_send(&ts[7]);
        done = can_get_status();
        os_wait(K_TMO, 5, 0);
        count[2]--;
    }

    /* if Object 3 received, send Object 8 */
    if (count[3] > 0) {
        ts[8].c_data[0] = count[3];
        done = can_send(&ts[8]);
    }
done = can_get_status();
    os_wait (K_TMO, 5, 0);
    count[3]--;
} }
}

/**************************************************************************/
/* MAIN PROGRAM */
/**************************************************************************/
void main (void)
{
    os_start_system (SEND_TASK);
}

/*****************************************************************************/
/* END of MODULE GCANDEMO */
****************************************************************************/

Compiling and Linking the Program for the intel 82527:

c51.exe gcandemo.c51
a51.exe gcanconf.a51
a51.exe rtxconf.a51

BL51 gcandemo.obj, gcanconf.obj, rtxconf.obj, rtxgcan.lib rtx51 ramsize(256)

Depending on the CAN controller chip and CPU used above shown sequence has
to be modified slightly (see examples contained on distribution disk).

Example 3 (Infineon 81C90/91)

#pragma large
#pragma debug
#pragma registerbank(0)
#pragma pagewidth(80) pagewidth(110)

*****************************************************************************
* * METTLER & FUCHS AG, CH-8953 Dietikon *
* ***************************************************** *
* ***************************************************** *
* * H C A N D E M O *
* *
*****************************************************************************
Purpose:
Simple demo-program for the RTX-51 CAN-Interface

Target system:
8051-system with Infineon 81C90/91 CAN-Controller
HW-specific features resides in the file HCANCONF.A51

Filename : HCANDEMO.C51

Versions:

- 21. Maerz 1996; K. Birsen; Version 0.1 : First Version

Copyright 1990 .. 2002 METTLER & FUCHS AG, CH-8953 Dietikon

IMPORTS

#include <rtx51.h> /* RTX-51 function calls */
#include "rtxcan.h" /* CAN function calls */

DEFINES

#define SEND_TASK 1
#define REC_TASK_1 2
#define REC_TASK_2 3
#define REC_TASK_3 4

Global variables
/* CAN-send and receive data */
struct can_message_struct xdata ts;
struct can_message_struct xdata tr;

unsigned char   i, j, done;
unsigned int    inx;
unsigned int    ident;

unsigned char  xdata count[14];

/* Test Tasks */
void rec_task_1 (void) _task_ REC_TASK_1 _priority_ 1
{
    unsigned char i;
    done = can_bind_obj(0x10);
    for (;;)
    {
        /* wait for message */
        done = can_wait(0xff, &tr);
        if (done == C_OK)
        {
            count[1]++;
            done = can_get_status();
            if (tr.identifier == 0x10)
            {
                ts.identifier = 0x11;
                for (i=0; i<=7; i++) ts.c_data[i]=tr.c_data[i];
                ts.c_data[0] = count[1];
                done = can_send(&ts);
            }
        }
    }
}

void rec_task_2 (void) _task_ REC_TASK_2 _priority_ 1
{
    unsigned char i;
    done = can_bind_obj(0x20);
    for (;;)
    {
        /* wait for message */
        done = can_wait(0xff, &tr);
        if (done == C_OK)
        {
            count[2]++;
            done = can_get_status();
            if (tr.identifier == 0x20)
            {
                ts.identifier = 0x21;
                for (i=0; i<=7; i++) ts.c_data[i]=tr.c_data[i];
                ts.c_data[0] = count[2];
            }
        }
    }
}
done = can_send(&ts);
}
}

void rec_task_3 (void) _task_ REC_TASK_3 _priority_ 1
{
    unsigned char i;
    done = can_bind_obj(0x30);
    for (;;) {
        /* wait for message */
        done = can_wait(0xff,&tr);
        if (done == C_OK){
            count[3]++;
            done = can_get_status();
            if (tr.identifier == 0x30){
                ts.identifier = 0x31;
                for (i=0; i<=7; i++) ts.c_data[i]=tr.c_data[i];
                ts.c_data[0] = count[3];
                done = can_send(&ts);
            }
        }
    }
}

void send_task (void) _task_ SEND_TASK
{
    /* Start CAN-Task */
    if (can_task_create() == C_OK) {
        /* Init the CAN communication controller (81C91)for a baud rate */
        /* of 1000Kbauds (CAN controller with 16 MHz clock) */
        /* */
        /* Bit Length Register 1 */
        /* --------------------------------------------- */
        /* SAM TS2.2 TS2.1 TS2.0 TS1.3 TS1.2 TS1.1 TS1.0 */
        /* */
        /* 0 0 1 0 0 0 1 1 */
        /* */
        /* TSEG1 = (TS1 +1)*fscl */
        /* */
        /* TSEG2 = (TS2 +1)*fscl */
        /* */
    }
/* Bit Length Register 2 : */
/* ---------------------------------------------- */
/* IPOL DI ----- ----- SIM SJW.1 SJW.2 */
/* */
/* */
/* */
/* */
/* */
/* */
/* SJWidth = (SJW + 1)*fscl */
/* */
/* SIM = 1 */
/* */
/* */
/* */
/* sleep_and_br_prescale : sets bits BRPX (Bit 0..Bit 5) of */
/* */
/* Baud rate and SME (Bit 6) of Control reg. */
/* */
/* ------------------------------------------ */
/* Baud rate prescaler reg. */
/* */
/* ------ ------ BRP5 BRP4 BRP3 BRP2 BRP1 BRP0 */
/* */
/* 0 0 0 0 0 0 0 */
/* */
/* Control reg. */
/* */
/* ------ SME ------ ------ ------ ------ ------ */
/* */
/* */
/* */
/* */
/* fscl = (BRP + 1)*2*fosc (fosc = 1 / fcrystal ) */
/* */
/* fscl = (BRP + 1)*(2 / fcrystal) */
/* */
/* */
/* Bit length : */
/* */
/* fbl = TSEG1 + TSEG2 + 1 fscl */
/* */
/* Baud rate */
/* */
/* BR = fcrystal / ( 2*(BRP +1)*(TS1 + TS2 + 3)) */
/* */
/* */
/* */
/* Out Control Register : */
/* */
/* --------------------------------------------- */
/* OCTP1 OCTN1 OCP1 OCTP0 OCTN0 OCP0 OCM1 OCM0 */
done = can_hw_init(0x23, 0x42, 0xF8, 0x00, 0x04);
done = can_get_status();

    /* Receive Objects definitions */
    done = can_def_obj (0x10, 8, D_REC);
done = can_get_status();
done = can_def_obj (0x20, 8, D_REC);
done = can_get_status();
done = can_def_obj (0x30, 8, D_REC);
done = can_get_status();

    /* Send Objects definitions */
    done = can_def_obj (0x11, 8, D_SEND);
done = can_get_status();
done = can_def_obj (0x21, 8, D_SEND);
done = can_get_status();
done = can_def_obj (0x31, 8, D_SEND);
done = can_get_status();

    done = can_def_obj (0x12, 8, D_SEND);
done = can_get_status();
done = can_def_obj (0x22, 8, D_SEND);
done = can_get_status();
done = can_def_obj (0x32, 8, D_SEND);
done = can_get_status();

    /* Send Request, read answer object */
    done = can_def_obj (0x13, 8, D_REC_R_SEND);
done = can_get_status();
done = can_def_obj (0x23, 8, D_REC_R_SEND);
done = can_get_status();
done = can_def_obj (0x33, 8, D_REC_R_SEND);
done = can_get_status();

    /* Automatic answer to request object definition */
    done = can_def_obj (0xff, 8, D_SEND_R_REC);
done = can_get_status();
    ts.identifier = 0xFF;
    for (i=0; i<=7; i++) ts.c_data[i]=0xFF;
done = can_write(&ts);

    /* Set the RTX-51 System-Clock to 10 ms (12MHz Clock) */
    os_set_slice (10000);

    /* Create the receive-tasks */
    os_create_task (REC_TASK_1);
    os_create_task (REC_TASK_2);
    os_create_task (REC_TASK_3);

    for (inx=0; inx<=13; inx++){
```c
    count[inx] = 0;
}

/* start CAN controller */
done = can_start();

for (;;) {
    if (count[1] > 0){
        ts.identifier = 0x12;
        for (i=0; i<7; i++) ts.c_data[i]=0x12;
        ts.c_data[0] = count[1];
        done = can_send(&ts);
        done = can_get_status();
        done = can_request(0x13);
        done = can_get_status();
        count[1]--;
    }

    if (count[2] > 0){
        ts.identifier = 0x22;
        for (i=0; i<7; i++) ts.c_data[i]=0x22;
        ts.c_data[0] = count[2];
        done = can_send(&ts);
        done = can_get_status();
        done = can_request(0x23);
        done = can_get_status();
        count[2]--;
    }

    if (count[3] > 0){
        ts.identifier = 0x32;
        for (i=0; i<7; i++) ts.c_data[i]=0x32;
        ts.c_data[0] = count[3];
        done = can_send(ts);
        done = can_get_status();
        done = can_request(0x33);
        done = can_get_status();
        count[3]--;
    }
}

} /* END of MODULE HCANDEMO */
```
Compiling and Linking the Program for the Infineon 81C90/91:

```
c51.exe hcan demo.c51
a51.exe hcan conf.a51
a51.exe rtx conf.a51
BL51 hcan demo.obj, hcan conf.obj, rtx conf.obj, rtx hcan.lib rtx51 ram size(256)
```

Depending on the CAN controller chip and CPU used above shown sequence has to be modified slightly (see examples contained on distribution disk).

**Files Delivered**

All files are located in the ..\CAN sub-directory of the C51 tools directory.

**Libraries:**

- **RTXBCAN.LIB** Library for the Philips 82C200 CAN controller (Basic CAN)
- **RTXFCAN.LIB** Library for the Intel 82526 CAN controller (Full CAN)
- **RTXGCAN.LIB** Library for the Intel 82527 CAN controller (Full CAN)
- **RTXHCAN.LIB** Library for the Infineon 81C90/91 CAN controller (Full CAN)
- **CANP592.LIB** Library for the Philips 80C592 microcontroller with integrated CAN interface (Basic CAN)

**Configuration files:**

- **BCANCONF.A51** Configuration file for the Philips 82C200 CAN controller
- **FCANCONF.A51** Configuration file for the Intel 82526 CAN controller
- **GCANCONF.A51** Configuration file for the Intel 82527 CAN controller
- **HCANCONF.A51** Configuration file for the Infineon 81C90/91 CAN controller
- **CCONF592.A51** Configuration file for the Philips 80C592.

**INCLUDE file:**

- **RTXCAN.H** Header file for KEIL C51 applications

**Example files:**
BCANDEMO.C51  C51 example for the Philips CAN controller
BCANDEMO.BAT  Compile and link the example for the 80C200
BCAN592.BAT   Compile and link the example for the 80C592

GCANDEMO.C51  C51 example for the intel 82527 CAN controller
GCANDEMO.BAT  Compile and link the example for the intel 82527

HCANDEMO.C51  C51 example for the Infineon 81C90/91 CAN controller
HCANDEMO.BAT  Compile and link the example for the Infineon 81C90/91
Chapter 7. BITBUS Support (RTX-51)

PREFACE

This chapter forms the user's guide for the RTX-51 BITBUS Interface software. The RTXBITBUS/51 Interface allows a RTX-51 system to communicate with a BITBUS network.

This chapter is sub-divided into four sub-chapters outlined below:

"Introduction" provides a brief overview on RTXBITBUS/51.

"BITBUS Standard" describes the relation between the RTXBITBUS/51 software and the Intel BITBUS standard.

"Application Interface " contains detailed information about the application interface.

"Files Delivered" lists all files on the distribution disk.

Introduction

The RTXBITBUS/51 task supports BITBUS communication of Intel 8044/8344 microprocessor-based boards. Full compatibility on the layers "data link protocol" and "message protocol" ensures communication with stations containing the Intel BEM processor (BEM: BITBUS Enhanced Microcontroller). The BITBUS communication software runs as a task under the RTX-51 Real-Time Executive. Two versions of the communication task exist: RTX-51/BBS for BITBUS slave stations and RTX-51/BBM for BITBUS master stations.

This user's guide assumes that the reader is familiar with the BITBUS specifications, with the 8044 microprocessor and with the RTX-51 Real-Time Executive.

For detailed information on the BITBUS specification, the 8044 microprocessor and the BEM microprocessor see:
BITBUS is a subset of SDLC (Serial Data Link Control), a serial communication standard defined by IBM. Detailed knowledge of SDLC is not required. Consult "Synchronous Data Link Control: Concepts" (IBM document GA27-3093-3) for more information concerning SDLC.

**Abbreviations**

Abbreviations used in this document:

- **BITBUS**: Serial communication standard based on SDLC; defined by Intel
- **SDLC**: Synchronous Data Link Control. Standard protocol for serial data-communication defined by IBM
- **BBS / BBM**: BITBUS Slave / BITBUS Master An SDLC network always contains one BITBUS master station and one or more BITBUS slave stations
- **BBS_TASK**: Driver task for the BITBUS slave communication
- **BBM_TASK**: Driver task for the BITBUS master communication
- **RTX-51**: Real-Time Multitasking Executive for processors of the 8051 family

**Concept**

The BITBUS communication software runs as a fast task (register bank 3, priority 3 and task number 0) under the RTX-51 Real-Time Executive. It handles the messages received from the BITBUS network as well as the messages to transfer as requested by the application.
It requires an application task which reads the received BITBUS messages from the buffer and handles the flags and signals as required. The receiver application task is usually configured as a standard task. The messages to be sent may be set up either by the same application task or by another one. To ensure that no CPU time is required while waiting for messages, the application task and the communication task function with the RTX-51 system call “os_wait”.

**Variables**

To understand the concept, the user must be familiar with buffers and flags used by the application and the communication software.

*bbs_rx_buf / bbm_rx_buf*: Buffer for received BITBUS messages

- Name must not be changed
- **Structure definition see section "Structure of the Message Buffer" (page 207)**
- Declared by the BITBUS header file

*tx_buffer*: Buffer for BITBUS messages to be transferred

- Arbitrary name, user-selectable
- **Structure definition must conform to section "Structure of the Message Buffer" (page 207)**
- Declared by the application software

*bbs_en_sig_to_drv / bbm_en_sig_to_drv*: Flag to enable/disable signal to BITBUS communication task

- Meaning of name: ENable SIGnal TO DRiVer
- Declared by the BITBUS header file
- Configured by the BITBUS communication task
- Must not be changed by the application software
- Must be tested by the application software after every read of bbs_rx_buf / bbm_rx_buf and if set, a signal must be sent to the BITBUS communication task

*bbs_en_sig_to_app / bbm_en_sig_to_app*: Flag to enable/disable signal to receiver application task

- Meaning of name: ENable SIGnal TO APPlication
Declared by the BITBUS header file
Configured by the application software
Not changed by the BITBUS communication software
Tested by the BITBUS communication software after every transfer of a message on the BITBUS and if set, a signal is sent to the application task
Recommendation: Set to 1 at initialisation and never change it; wait for BITBUS messages by means of „os_wait“ for a signal.

bbs_rx_tid / bbm_rx_tid: Task identification number of receiver application task

Declared by the BITBUS header file
Loaded by application software after starting up the receiver application task
Used by the BITBUS communication task to send a signal to this task when a BITBUS message has arrived

BBS_TID / BBM_TID: Task identification number of BITBUS communication task

Declared by the BITBUS header file
Used by the application software to send a signal to this task when the message has been read from the buffer bbs_rx_buf / bbm_rx_buf

The Figure 12 illustrates the context of the different variables.

**BITBUS Communication Task**

The BITBUS communication task waits for one of the following events by means of an “os_wait” system call:

- Message in mailbox 7:
  The application software prepares messages that it wants to transfer on the BITBUS and writes the pointer of the message to mailbox 7. When the BITBUS communication task receives the pointer in mailbox 7, it begins to transfer the message on the BITBUS.

- BITBUS message received (serial interrupt):
  When the BITBUS communication task receives a BITBUS message, it writes the message into the buffer bbs_rx_buf / bbm_rx_buf and checks the flag bbs_en_sig_to_app / bbm_en_sig_to_app. If this flag is set, it sends a signal to the receiver application task identified by bbs_rx_tid / bbm_rx_tid.
Figure 12: BITBUS Communication Concept

- **Signal:**
  If the BITBUS communication task has more than one message to pass to the receiver application task, it sets the flag bbs_en_sig_toDrv/bbm_en_sig_to_drv. After reading a message from the buffer, the receiver application task checks this flag and, if set, sends a signal to the BITBUS communication task identified by BBS_TID/BBM_TID. This informs the BITBUS communication task that the buffer is free and that the next message may be written into the buffer.
Application Task

The application task waits for the following event by means of an “os_wait” system call:

- **Signal:**
  The receiver application task waits for a signal. This signal is sent by the BITBUS communication task only if the flag bbs_en_sig_to_app/bbs_en_sig_to_app is set! Upon the occurrence of the signal, the receiver application task reads the message from the buffer.

Requirements

The BITBUS slave communication task requires the following:

- 12 bytes stack
- 1 byte internal RAM for bit variables
- Approximately 37 bytes external RAM
- Approximately 1.2 Kbytes code
- Register bank 3 (task number 0, priority 3)

The BITBUS master communication task requires the following:

- 12 bytes stack
- 1 byte internal RAM for bit variables
- Approximately 4.3 Kbytes external RAM
- Approximately 2.7 Kbytes code
- Register bank 3 (task number 0, priority 3)

BITBUS Standard

In 1984 Intel defined a standard for a field bus called BITBUS. In the document *The BITBUS Interconnect Serial Control Bus Specification*, the standard is defined within the following groups:

- Electrical interface
- Data link protocol
- Message protocol
- Remote access and control
- Mechanical
Compatibility to the BITBUS standard requires satisfaction of the following minimum requirements:

(A) Hardware   "Electrical"

(B) Software   "Data Link Protocol"
   "Message Protocol"

The RTX-51/BBx BITBUS communication software satisfies the minimum requirements of (B) and may be run with any hardware containing an Intel 8044 processor and satisfying the requirements of (A).

The BITBUS standard uses a subset of SDLC as a base for the layer "data link protocol".

**Application Interface**

This chapter describes the interface between the application and the BITBUS driver task. The interface for a master and a slave station are basically the same; differences are mentioned in the document.

The BITBUS standard header is supported, which contains five bytes and a data field containing maximum 13 bytes.

Release 2 of BITBUS with a total message size of 54 bytes is not supported, as this would require too much internal RAM for data buffering. Version 1 with 18-byte messages requires $2 \times 18$ bytes of internal RAM; 18 bytes for the transmit buffer and 18 bytes for the receive buffer. Version 2 with 54 bytes would require $2 \times 54$ bytes of internal RAM. This would provide insufficient RAM for the application. Since all Intel BEM processors with release 2 automatically boot with the small message size, there is no problem to interface with this type of board, as long as it is not switched to the larger message size.

**Structure of the Message Buffer**

The receive- and the transmit-buffers are used for interfacing the application to the communication task. These two buffers have the same structure and are located in the external RAM.
### Field Description

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BUFFER_FULL</td>
<td>Is set to &quot;1&quot; (TRUE) when data has been loaded into the buffer.</td>
</tr>
<tr>
<td></td>
<td>Is set to &quot;0&quot; (FALSE), when data has been read from the buffer.</td>
</tr>
<tr>
<td>RES</td>
<td>Reserved</td>
</tr>
<tr>
<td>LENGTH</td>
<td>Number of bytes (length) in the buffer.</td>
</tr>
<tr>
<td></td>
<td>Its value is 7+n, where n is the number of bytes in the field PARMS.</td>
</tr>
<tr>
<td></td>
<td>The range of LENGTH is 7 to 20. No bytes in the data field PARMS will result</td>
</tr>
<tr>
<td></td>
<td>in a length of 7, since the bytes 1 to 7 are always present. The maximum</td>
</tr>
<tr>
<td></td>
<td>length of 20 results if transmitting the maximum of 13 data bytes.</td>
</tr>
<tr>
<td>ROUTE</td>
<td>See BITBUS specification.</td>
</tr>
<tr>
<td></td>
<td>ROUTE consists of the following bits:</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>MT</th>
<th>SE</th>
<th>DE</th>
<th>TR</th>
<th>RESERVED</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

MT : Message Type  
SE : Source Extension  
DE : Destination Extension  
TR : Track

For details, see Intel BITBUS documentation !
Not used by RTX-51/BBx; it transmits/receives ROUTE without changing it.

**CAUTION:**

To be fully compatible with the BITBUS standard, the application software of a slave station must always:
- Set bit 7 (MT) (for response)
- Clear bit 4 (TR)
- Read the other bits from "order" and write them unchanged into "response"

**NODE**

Node contains the address of the selected slave station. The master application software determines the slave to be addressed by writing the corresponding address into NODE. NODE is not used by the slave application software.

**TASKS**

See BITBUS specification. Not used and not changed by the BITBUS communication software. Can be used by the application task.

**CMD_RSP**

Contains the command or the response code. Usually used by the application software. Only upon the occurrence of an "irrecoverable protocol error" during the transmission of a command, this field is set to E_PROTOCOL_ERROR by the BITBUS communication software and returned as a response. Only bytes 3..(n+7) are transferred on the BITBUS; bytes 1 and 2 are used for local data control.

The type declaration of a message buffer is contained in the BITBUS header file:

```c
typedef struct {
    unsigned char buffer_full;
    unsigned char res;
    unsigned char length;
    unsigned char route;
    unsigned char node;
    unsigned char tasks;
```
unsigned char cmd_rsp;
unsigned char parms[13];
} struct_msg_buf;

Transfer of Messages

Data to transfer are passed to the BITBUS communication task by writing the start address of the message buffer into mailbox 7. The message buffers have to be declared in the application software.

Data transfer procedure:

1. Prepare data in the transmit message buffer located in external RAM. The following fields must be initialised:
   - LENGTH according to the number of bytes in the message (7 + number of bytes in files PARMS)
   - BUFFER_FULL = 1
   - If station is a master: write slave address into NODE
   - All the other fields requested by the "Message Protocol" (ROUTE, NODE, TASKS, CMD_RSP) have to be set according to the BITBUS standard.

2. Write start address of message buffer into mailbox 7. As soon as the BITBUS communication task has sent the message successfully (i.e. receiving station confirmed the receipt of the message), it clears the flag BUFFER_FULL. This releases the message buffer for the next message.
   If the sending station is the master and if it could not transmit the message successfully to the requested slave station, the message is returned as an error message to the application through the receiver buffer BBx_RX_BUF. The contents of the error message is the same as the transfer message, except the field CMD_RSP is set to E_PROTOCOL_ERROR. When the BITBUS task has written the error message into BBx_RX_BUF, it clears BUFFER_FULL (marking the transmission buffer empty).

Receipt of Messages

The BITBUS communication task requires an application task which reads the received messages. This task is triggered when a message is ready. Received
messages are written into the buffer bbs_rx_buf/bbm_rx_buf which is declared in external RAM by the BITBUS communication task. A maximum of two received messages may be pending at any time, one in bbs_rx_buf/bbm_rx_buf and one in the internal buffer of the BITBUS communication task.

If the messages are not read from the buffer bbs_rx_buf/bbm_rx_buf, a SDLC protocol message "buffer not ready" is sent to the transmitting station. The transmitter will not send any data until the receiver is ready again.

Receiving procedure:

1. When the BITBUS communication task receives a message, it performs the following:
   - Writes the message into the message buffer bbs_rx_buf/bbm_rx_buf.
   - Sets the field BUFFER_FULL = 1 (buffer occupied).
   - Sends a signal to the receiving application task, identified by bbs_rx_tid/bbm_rx_tid.

2. Upon receipt of the signal the receiving application task reads the message from the buffer bbs_rx_buf/bbm_rx_buf. Afterwards, it sets the field BUFFER_FULL = 0 (buffer free).

3. If the flag bbs_en_sig_to_drjb/bbm_en_sig_to_drj is set, the receiving application task sends a signal to the BITBUS communication task. The BITBUS communication task then recognises that the buffer is empty and ready for the next message.

**Initialisation**

The following parameters are declared by the BITBUS communication task as variables and must be initialised by the application software.

**Parameters used by master and slave stations:**

- **bbs_rx_tid/bbm_rx_tid:** Task identification of the receiving application task.

- **bbs_konfig_smd/bbm_konfig_smd:** Hardware parameters. The format corresponds to the hardware register SMD of
the 8044. All parameters except NFCS, NB and LOOP may be set according to the specific application (for details see 8044 manual).

- **bbs_enSig_to_app/bbm_enSig_to_app:**
  Flag to control the sending of a signal to task bbs_rx_tid/bbm_rx_tid when a message has been received. If a signal has to be sent, then this flag can be initialised to 1 and does not have to be changed during operation.

**Parameter used only by a slave station:**

- **bbs_station_addr:**
  This is the address of the slave within the BITBUS network. A slave address must be unique and may be in the range of 1 to 250. 0 is used by the master. 251 to 255 are reserved by the Intel BITBUS specification.

**Parameter used only by a master station:**

- **bbm_timeout:**
  This is the maximum time to wait for a response frame from the slave after a frame has been sent. The number in “bbm_timeout” is in units of the RTX-51 system tick. Standard value according to the BITBUS specification is 10 ms (define a RTX-51 system tick of 10 ms and a TIMEOUT of 1).

The initialisation has to be performed prior starting the BITBUS communication task. The rest of the BITBUS communication variables are initialised by the communication task itself.

**Application Examples**

**Example 1: Initialisation**

- Illustrates the initialisation for a slave BITBUS communication
- The initialisation must be executed before messages are sent or received.

```c
#include <rtx51.h>
#include "bbs_rtx.h"

void init_example (void) _task_ INIT
{
  ...
  /* Start the receiving application task and write ist */
}
```
/* task identification into the variable bbs_rx_tid */

os_create_task (REC_TASK);
bbs_rx_tid = REC_TASK; /* task-number of receiving task */
/* Set node-address (station address) of this BITBUS slave */
bbs_station_addr = 3;

/* Set the configuration: */
(See 8044 documentation)
/* For BITBUS compatibility NRZI must be set, PFS should be set */
/* For the different clock modes use the following values: */
/* 0x14 : Externally clocked, 0-2.4 Mbits/sec */
/* 0x94 : Self clocked, external 16x, 0-375 Kbits/sec */
/* 0xB4 : Self clocked, external 32x, 0-187.5 Kbits/sec */
/* 0xD4 : Self clocked, internal fixed, 375 Kbits/sec */
/* 0xF4 : Self clocked, internal fixed, 187.5 Kbits/sec */
/* All data rates are based on a 12 MHz crystal frequency */
bbs_konfig_smd = 0xD4;

/* Set flag bbs_en_sig_to_app to 1 (upon receipt of a message, */
/* the BITBUS communication task sends a signal to the receiving */
/* application task identified by bbs_rx_tid. */
bbs_en_sig_to_app = 1;
/* Start BITBUS communication task (for master use BBM_TID) */

Example 2: Receipt of Messages by a Slave

In example 2, the receiving application task is a standard task.

#include <rtx51.h>
#include "bbs_rtx.h"
#define TRUE 1
#define FALSE 0

void rec_example (void) _task_ REC_TASK _priority_ 1
{
    xdata unsigned char i;
    xdata unsigned char command;
    xdata unsigned char data [13];

    /* Wait for a message (no timeout specified, endless wait) */
    os_wait (K_SIG, 0xff, 0);

    /* Test if message is in the buffer */
    if (bbs_rx_buf.buffer_full == TRUE)
    {
        /* Read / copy message */
        command = bbs_rx_buf.cmd_rsp;
        if (bbs_rx_buf.length > 7) {
            ...
for (i=0; i<=bbs_rx_buf.length-8; i++) {
    data[i] = bbs_rx_buf.parms[i];
}
/* Set flag for buffer empty */
bbs_rx_buf.buffer_full = FALSE;
/* If required, then send a signal to the BITBUS comm. task */
if (bs_en_sig_to_drv) {
    rtx_send_signal (BBS_TID);
}
}

Example 3: Transfer of Messages by a Slave

struct_msg_buf xdata tx_buffer;
...
...
/* Prepare data to send. */
/* Example with command/response 30H and one data byte with the */
/* value 67H. If the buffer tx_buffer was used before, make sure */
/* the buffer is empty and available (see example 4) */
/* tx_buffer.buffer_full = TRUE; */
/* tx_buffer.length = 8; */
/* tx_buffer.route = 0x90; */
/* tx_buffer.node = bbs_station_address; */
/* tx_buffer.tasks = 0; */
/* tx_buffer.cmd_rsp = 0x30; */
/* tx_buffer.parms[0] = 0x67; */
/* transfer data to the BITBUS communication task */
/* os_send_message (7, &tx_buffer, 0xff); */
...
...

Example 4: Test if Transmission Buffer is Empty

...
if (tx_buffer.buffer_full == FALSE) {
    /* Buffer is empty. */
    /* De-allocate buffer */
    /* or */
    /* write new data into transfer buffer */
}

Remote Access and Control Functions (RAC)

The BITBUS standard defines the Remote Access and Control (RAC) commands as optional.
In the current version of the RTX-51 BITBUS communication software, these are not implemented. Only the RAC command 0 (reset slave) is implemented in the slave communication task. All other RAC commands are sent to the application and may be implemented by the application task in an easy manner.

**Outstanding Responses**

The message protocol defines that no more than seven commands from the master to a specific slave are outstanding (i.e. without response). To fulfil this requirement, the slave software must guarantee that the eighth command message will not be accepted.

The RTXBITBUS/51 communication task fulfills this requirement. The slave communication task sends a maximum of six command messages to the application. The seventh command message remains in the SIU receiver buffer which guarantees that no more messages from the master are accepted. The seventh command message is transferred to the application immediately, as soon as a response has been sent and after the master has confirmed this response.

**Error Handling**

**Data Link Error**

Error handling in the layer "data link protocol" is defined by SDLC and the BITBUS specifications and is implemented according to these specifications.

**Message Protocol Error**

The following error handling is implemented in the slave driver:

- Upon the occurrence of a sequence error in a received command message, this message is returned to the master with response code E_PROTOCOL_ERROR.

- Upon a wrong length parameter (field LENGTH does not correspond to the number of transmitted bytes), the received command message is returned to the master with response code E_PROTOCOL_ERROR.
Upon the receipt of an invalid I-field (less than five bytes or greater than 18 bytes), the received command message is returned to the master with response code E_PROTOCOL_ERROR.

If the application sets up a message with an invalid value in the LENGTH field (greater than 20), the communication task does not transfer the message and the field BUFFER_FULL remains unchanged because the message has not been transmitted.

The master driver does not transfer messages with an invalid value in the LENGTH or NODE field. The message is returned to the application task with the response code E_PROTOCOL_ERROR.

**Files Delivered**

All files are located in the ../BITBUS sub-directory of the C51 tools directory.

**Libraries:**

<table>
<thead>
<tr>
<th>Library</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BBM20.LIB</td>
<td>Library with BITBUS master task</td>
</tr>
<tr>
<td>BBS20.LIB</td>
<td>Library with BITBUS slave task</td>
</tr>
<tr>
<td>PLM51.LIB</td>
<td>Dummy library for the linker.</td>
</tr>
</tbody>
</table>

The BITBUS communication task is written in PL/M-51, but fully compatible to the KEIL C-51.

Libraries BBM20.LIB and BBS20.LIB contain all the references required for linking.

However the linker detects the code inside the BITBUS library as being generated by the PL/M-51 compiler and therefore searches for the file PLM51.LIB in the current C51LIB-directory.

**If no PLM51.LIB file is contained in the C51LIB directory, the dummy library file PLM51.LIB must be copied from the BITBUS disk to the current C51LIB directory.**

All C51 libraries reside in the current C51LIB directory.
INCLUDE files:

BBM_RTX.H  C-51 header file with the definitions for the BITBUS master communication task

BBS_RTX.H  C-51 header file with the definitions for the BITBUS slave communication task

Example files:

BBM_DEMO.C51  Demo program for the use of the BITBUS master task

BBS_DEMO.C51  Demo program for the use of the BITBUS slave task

BBM_DEMO.BAT  Compile and link BBM_DEMO.C51

BBS_DEMO.BAT  Compile and link BBS_DEMO.C51

Source code files:

RTX_PLM.DCL  RTX-51 system call declarations for the PL/M-51 language.

BBS_TASK.P51  Source code of the BITBUS slave task written in PL/M-51 language.

BBS_UTIL.A51  Source code of the BITBUS slave task utilities written in KEIL 8051 assembler language.

MAKEBBS.BAT  Batch file to generate the library BBS20.LIB and the dummy library PLM51.LIB.

BBM_TASK.P51  Source code of the BITBUS master task written in PL/M-51 language.

MAKEBBM.BAT  Batch file to generate the library BBM20.LIB and the dummy library PLM51.LIB.
Chapter 8. Application Example

Overview

This chapter provides a brief overview stating the major points on how to generate a RTX-51 application:

1. Implement the application using the RTX-51 system functions (defined in INCLUDE file RTX51.H).

2. Compile the individual files (like for an application without RTX-51).

3. Link the application with the BL51 Linker and option RTX51:

   **BL51 input-list RTX51**

   Using the option RTX51, library RTX51.LIB is automatically linked to the application. Special specifications to locate the RTX-51 segments are not necessary. These can, however, be used if desired.

4. The application can be tested with standard debugging tools, like the \mu\text{Vision}2 source level debugger.

The integrated development environment \mu\text{Vision}2 may be used to automate these steps.

Example Program TRAFFIC2

The example program TRAFFIC2 is derived from the example program TRAFFIC written for RTX-51 TINY. This example shows how easy a complex task can be solved, using RTX-51. It is included on the distribution disk together with all files required to build and run the application under \mu\text{Vision}2. This example was written for demonstration purposes and may require re-working to be applied to the real world. The lamp outputs and all inputs are defined in such a way an MCB-517A evaluation board could be easily used to build a demonstration hardware.
**Principle of Operation**

TRAFFIC2 is a time-controlled traffic light controller. During a user-defined clock time interval, the traffic light is operating. Outside this time interval, the yellow light flashes.

The traffic flow of a simple crossing is controlled based upon a timing scheme. Pedestrians have the possibility to reduce the wait time until the ‘walk’ light goes on by pressing a request button. On the other side approaching cars are detected by sensors, thus shortening the red phase if there is no crossing traffic.

The Figure 13 shows the numbering of the traffic directions, as they are used throughout this program. The large arrows show car traffic and the small arrows show pedestrian traffic.

There is a repeated control cycle consisting of a total of eight different phases. The length of the RED and GREEN phases may be shortened by the request buttons and/or car detectors.
**Figure 13: TRAFFIC2 Direction Numbering Scheme**

Example 1: if a pedestrian presses the request button to cross direction no. 2, then the GREEN phase of direction no. 1 is terminated prematurely. Because of this the pedestrian gets a WALK light as soon as possible.

Example 2: a car approaches on direction no 1. When it is detected and no pedestrian request or car detect event on direction 1 arises, then the RED phase on direction 1 is terminated prematurely. By this the arriving car gets a GREEN light as soon as possible.

The Figure 14 illustrates the eight different control phases.

**Figure 14: TRAFFIC2 Control Phases**

**Traffic Light Controller Commands**

You can communicate with the traffic light controller via the serial port interface of the 8051. You can use the serial window of μVision2 debugger to test the traffic light controller commands.

The serial commands that are available are listed in the following table. These commands are composed of ASCII text characters. All commands must be terminated with a carriage return.
### Glossary

<table>
<thead>
<tr>
<th>Command</th>
<th>Serial Text</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Display</td>
<td>D</td>
<td>Display clock, start, and ending times.</td>
</tr>
<tr>
<td>Time</td>
<td>T hh:mm:ss</td>
<td>Set the current time in 24-hour format.</td>
</tr>
<tr>
<td>Start</td>
<td>S hh:mm:ss</td>
<td>Set the starting time in 24-hour format. The traffic light controller operates normally between the start and end times. Outside these times, the yellow light flashes.</td>
</tr>
<tr>
<td>End</td>
<td>E hh:mm:ss</td>
<td>Set the ending time in 24-hour format.</td>
</tr>
</tbody>
</table>

### Software

The TRAFFIC2 application is composed of three files that can be found in the ....\RTX sub-directory of the C51 tools directory.

**TRAFFIC2.C** contains the traffic light controller program which is divided into the following tasks:

- **Task 0 Initialize**: initializes the serial interface and starts all other tasks. Task 0 deletes itself since initialization is only needed once.

- **Task 1 Command**: is the command processor for the traffic light controller. This task controls and processes serial commands received.

- **Task 2 Clock**: controls the time clock.

- **Task 3 Blinking**: flashes the yellow light when the clock time is outside the active time range (between the start and end times).

- **Task 4 Lights**: controls the traffic light phases while the clock time is in the active range (between the start and end times).

- **Task 5 Button**: reads the pedestrian push button 1 and 2 depending on the active control phase. It signals the Lights task.

- **Task 6 Quit**: checks for an ESC character in the serial stream. If one is encountered, this task terminates a previously specified display command.
Task 7 Detect1: waits for cars approaching from direction 1. It signals the Lights task.

Task 8 Detect2: waits for cars approaching from direction 2. It signals the Lights task.

SERIAL.C implements an interrupt driver serial interface. This file contains the functions putchar and getkey. The high-level I/O functions printf and getline call these basic I/O routines. The traffic light application will operate without using interrupt driven serial I/O also, but will not perform as well.

GETLINE.C is the command line editor for characters received from the serial port.

TRAFFIC2.C, SERIAL.C and GETLINE.C are listed below.

TRAFFIC2.C

```c
#include <reg517.h> /* special function registers 80517 */
#include <rtx51.h> /* RTX-51 functions & defines */
#include <stdio.h> /* standard I/O .h-file */

#pragma CODE DEBUG OBJECTEXTEND

code char menu[] =
"\n"
"+******* TRAFFIC LIGHT CONTROLLER using C51 and RTX-51 *******+\n"
"| This program is a simple Traffic Light Controller. Between \n"
"| start time and end time the system controls a traffic light \n"
"| with pedestrian self-service and approaching car detection. \n"
"| Outside of this time range the yellow caution lamp is blink-\n"
"| ing. \n"
"+ command -> syntax -----+ function --------------------------+\n"
" Display | D | display times \n"
" Time | T hh:mm:ss | set clock time \n"
" Start | S hh:mm:ss | set start time \n"
" End | E hh:mm:ss | set end time \n"
"+------------------------------------------------------------------+\n"
```

#include <ctype.h> /* character functions */
#include <string.h> /* string and memory functions */
extern getline (char idata *, char); /* external function: input line */
extern serial_init (); /* external function: init serial T */
#define INIT 0 /* task number of task: init */
#define COMMAND 1 /* task number of task: command */
#define CLOCK 2 /* task number of task: clock */
#define BLINKING 3 /* task number of task: blinking */
#define LIGHTS 4 /* task number of task: signal */
#define KEYREAD 5 /* task number of task: keyread */
#define GET_ESC 6 /* task number of task: get_escape */
#define CAR_DET1 7 /* task number of task: car_det1 */
#define CAR_DET2 8 /* task number of task: car_det2 */

struct time { /* structure of the time record */
    unsigned char hour; /* hour */
    unsigned char min; /* minute */
    unsigned char sec; /* second */
};

struct time ctime = { 12, 0, 0 }; /* storage for clock time values */
struct time start = { 7, 30, 0 }; /* storage for start time values */
struct time end = { 18, 30, 0 }; /* storage for end time values */
unsigned char keypressed1; /* status flag: pedestrian button 1 */
unsigned char keypressed2; /* status flag: pedestrian button 2 */
unsigned char cardetected1; /* status flag: car detector 1 */
unsigned char cardetected2; /* status flag: car detector 2 */
unsigned char phaseno; /* Traffic control phase number */

sbit red___1 = P1^2; /* I/O Pin: red lamp output */
sbit yellow1 = P1^1; /* I/O Pin: yellow lamp output */
sbit green_1 = P1^0; /* I/O Pin: green lamp output */
sbit stop__1 = P1^3; /* I/O Pin: stop lamp output */
sbit walk__1 = P1^4; /* I/O Pin: walk lamp output */
sbit key1 = P1^5; /* I/O Pin: self-service key input */
sbit red___2 = P4^2; /* I/O Pin: red lamp output */
sbit yellow2 = P4^1; /* I/O Pin: yellow lamp output */
sbit green_2 = P4^0; /* I/O Pin: green lamp output */
sbit stop__2 = P4^3; /* I/O Pin: stop lamp output */
sbit walk__2 = P4^4; /* I/O Pin: walk lamp output */
sbit key2 = P4^5; /* I/O Pin: self-service key input */

idata char inline[16]; /* storage for command input line */

/******************************************************************************************************
/* Task 0 'init': Initialize */
/*******************************************************************************************************/

void init (void) _task_ INIT { /* program execution starts here */
    serial_init (); /* initialize the serial interface */
    os_set_slice (10000); /* set the system timebase to 10ms */
    os_create_task (CLOCK); /* start clock task */
    os_create_task (COMMAND); /* start command task */
    os_create_task (LIGHTS); /* start lights task */
    }
RTX-51 / RTX-251 225

os_create_task (KEYREAD); /* start keyread task */
os_create_task (CAR_DET1); /* start cardet1 task */
os_create_task (CAR_DET2); /* start cardet2 task */
os_delete_task (INIT); /* stop init task (no longer needed) */

bit display_time = 0; /* flag: cmd state display_time */

/***************************************************************
/* Task 2 'clock' */
/***************************************************************
void clock (void) _task_ CLOCK _priority_ 1 {
  while (1) { /* clock is an endless loop */
    if (++ctime.sec == 60) { /* calculate the second */
      ctime.sec = 0;
      if (++ctime.min == 60) { /* calculate the minute */
        ctime.min = 0;
        if (++ctime.hour == 24) { /* calculate the hour */
          ctime.hour = 0;
        }
      }
    }
    if (display_time) { /* if command_status == display_time */
      os_send_signal (COMMAND); /* signal to 'command': time changed */
    }
    os_wait (K_TMO, 100, 0); /* wait for 1 second */
  }
}

struct time rtime; /* temporary storage for entry time */

/***************************************************************
/* readtime: convert line input to time values & store in rtime */
/***************************************************************
bit readtime (char idata *buffer) {
  unsigned char args; /* number of arguments */
  rtime.sec = 0; /* preset second */
  args = sscanf (buffer, "%bd:%bd:%bd", /* scan input line for */
                 &rtime.hour,    /* hour, minute and second */
                 &rtime.min,
                 &rtime.sec);
  if (rtime.hour > 23 || rtime.min > 59 || rtime.sec > 59) /* check for valid inputs */
    args < 2 || args == EOF) {
    printf ("\n*** ERROR: INVALID TIME FORMAT\n");
    return (0);
  }
  return (1);
}

#define ESC 0x1B /* ESCAPE character code */
bit escape; /* flag: mark ESC character entered */

/***************************************************************
/* Task 6 'get_escape': check if ESC (escape char) was entered */
/***************************************************************
void get_escape (void) _task_ GET_ESC {
  while (1) { /* endless loop */
    if (_getkey () == ESC) escape = 1; /* set flag if ESC entered */
  }
}
if (escape) { /* if esc flag send signal */
  os_send_signal (COMMAND); /* to task 'command' */
}
}

/**************************************************************************/
/* Task 1 'command': command processor */
/**************************************************************************/
void command (void) _task_ COMMAND {
  unsigned char i;

  printf (menu); /* display command menu */
  while (1) { /* endless loop */
    printf ("
Command: "); /* display prompt */
    getline (&inline, sizeof (inline)); /* get command line input */
    for (i = 0; inline[i] != 0; i++) { /* convert to uppercase */
      inline[i] = toupper(inline[i]);
    }
    for (i = 0; inline[i] == ' '; i++); /* skip blanks */
    switch (inline[i]) { /* proceed to cmd function */
      case 'D': /* Display Time Command */
        printf ("Start Time: %02d:%02d:%02d
"End Time: %02d:%02d:%02d\n",
    start.hour, start.min, start.sec,
    end.hour, end.min, end.sec);
        printf (" type ESC to abort\r");
        os_create_task (GET_ESC); /* ESC check in display loop */
        escape = 0; /* clear escape flag */
        display_time = 1; /* set display time flag */
        os_clear_signal (COMMAND); /* clear pending signals */
        while (!escape) { /* while no ESC entered */
          printf ("Clock Time: %02d:%02d:%02d\r", /* display time */
            ctime.hour, ctime.min, ctime.sec);
          os_wait (K_SIG, 0, 0); /* wait for time change/ESC */
        }
        os_delete_task (GET_ESC); /* ESC check not longer needd*/
        display_time = 0; /* clear display time flag */
        printf ("\n\n");
        break;
      case 'T': /* Set Time Command */
        if (readtime (&inline[i+1])) { /* read time input and */
          ctime.hour = rtime.hour; /* store in 'ctime' */
          ctime.min = rtime.min;
          ctime.sec = rtime.sec;
        }
        break;
      case 'E': /* Set End Time Command */
        if (readtime (&inline[i+1])) { /* read time input and */
          end.hour = rtime.hour; /* store in 'end' */
          end.min = rtime.min;
          end.sec = rtime.sec;
        }
    }
  }
}
break;

case 'S': /* Set Start Time Command */
    if (readtime (&inline[i+1])) { /* read time input and */
        start.hour = rtime.hour; /* store in 'start' */
        start.min = rtime.min;
        start.sec = rtime.sec;
    }
    break;

default: /* Error Handling */
    printf (menu); /* display command menu */
    break;

}/***********************************************************************/
/* signalon: check if clock time is between start and end */
/***********************************************************************/
bit signalon () {
    if (memcmp (&start, &end, sizeof (struct time)) < 0) {
        if (memcmp (&start, &ctime, sizeof (struct time)) < 0 &&
            memcmp (&ctime, &end, sizeof (struct time)) < 0) return (1);
    }
    else {
        if (memcmp (&end, &ctime, sizeof (start)) > 0 &&
            memcmp (&ctime, &start, sizeof (start)) > 0) return (1);
    }
    return (0); /* signal off, blinking on */
}/***********************************************************************/
/* Task 3 'blinking': runs if current time is outside start & end time */
/***********************************************************************/
void blinking (void) _task_ BLINKING { /* blink yellow light */
    red___1 = 0; /* all lights off */
    yellow1 = 0;
    green_1 = 0;
    stop__1 = 0;
    walk__1 = 0;
    red___2 = 0;
    yellow2 = 0;
    green_2 = 0;
    stop__2 = 0;
    walk__2 = 0;

    while (1) { /* endless loop */
        phaseno = 10;
        yellow1 = 1; /* yellow light on */
        yellow2 = 1;
        os_wait (K_TMO, 30, 0); /* wait for timeout: 30 ticks*/
        yellow1 = 0; /* yellow light off */
        yellow2 = 0;
        os_wait (K_TMO, 30, 0); /* wait for timeout: 30 ticks*/
        if (signalon ()) { /* if blinking time over */
            os_create_task (LIGHTS); /* start lights */
            os_delete_task (BLINKING); /* and stop blinking */
        }
    }
void lights (void) _task_ LIGHTS { /* traffic light operation */

    /* PHASE 0 */
    /* dir 1: prepare for green */
    /* dir 2: stick to red */
    phaseno = 0;
    red__1 = 1;
    yellow1 = 1;
    yellow2 = 0;
    red__2 = 1;
    os_clear_signal (LIGHTS);
    keypressed1 = 0;
    keypressed2 = 0;
    cardetected1 = 0;
    cardetected2 = 0;
    os_wait (K_TMO, 30, 0); /* wait for timeout: 30 ticks*/

    /* PHASE 1 */
    /* dir 1: switch to green */
    /* dir 2: stick to red, allow walk */
    phaseno = 1;
    red__1 = 0;
    yellow1 = 0;
    green_1 = 1;
    stop__2 = 0;
    walk__2 = 1;
    os_wait (K_TMO, 30, 0); /* wait for timeout: 30 ticks*/

    /* PHASE 2 */
    /* dir 1: accept pedestrian button */
/* dir 2: accept car detect */
phaseno = 2;
os_wait (K_TMO + K_SIG, 250, 0); /* wait for timeout & signal */

/* *** PHASE 3 *** */
/* dir 1: switch to yellow */
/* dir 2: stick to red, forbid walk */
phaseno = 3;
green_1 = 0;
yellow1 = 1;
stop__2 = 1;
walk__2 = 0;
os_wait (K_TMO, 30, 0); /* wait for timeout: 30 ticks*/

/* *** PHASE 4 *** */
/* dir 1: switch to red */
/* dir 2: prepare for green */
phaseno = 4;
red___1 = 1;
yellow1 = 0;
yellow2 = 1;
os_clear_signal (LIGHTS);
keypressed1 = 0;
keypressed2 = 0;
cardetected1 = 0;
cardetected2 = 0;
os_wait (K_TMO, 30, 0); /* wait for timeout: 30 ticks*/

/* *** PHASE 5 *** */
/* dir 1: stick to red, allow walk */
/* dir 2: switch to green */
phaseno = 5;
stop__1 = 0;
walk__1 = 1;
red___2 = 0;
yellow2 = 0;
green_2 = 1;
os_wait (K_TMO, 30, 0); /* wait for timeout: 30 ticks*/

/* *** PHASE 6 *** */
/* dir 1: accept car detect */
/* dir 2: accept pedestrian button */
phaseno = 6;
os_wait (K_TMO + K_SIG, 250, 0); /* wait for timeout & signal */

/* *** PHASE 7 *** */
/* dir 1: stick to red, forbid walk */
/* dir 2: switch to yellow */
phaseno = 7;
stop__1 = 1;
walk__1 = 0;
green_2 = 0;
yellow2 = 1;
os_wait (K_TMO, 30, 0); /* wait for timeout: 30 ticks*/
} }

//**********************************************************************
/* Task 5 'keyread': process key strokes from pedestrian push */
void keyread (void) _task_ KEYREAD {
    while (1) { /* endless loop */
        if (phaseno < 4) { /* phaseno = 0..3 */
            if (!key2) { /* if key pressed */
                keypressed2 = 1;
                os_send_signal (LIGHTS); /* send signal to 'lights' */
                os_wait (K_TMO, 5, 0); /* wait for timeout: 5 ticks */
            }
        } else { /* phaseno = 4..7 */
            if (!key1) { /* if key pressed */
                keypressed1 = 1;
                os_send_signal (LIGHTS); /* send signal to 'lights' */
                os_wait (K_TMO, 5, 0); /* wait for timeout: 5 ticks */
            }
        }
        os_wait (K_TMO, 2, 0); /* wait for timeout: 2 ticks */
    }
}

void car_det1 (void) _task_ CAR_DET1 {
    os_attach_interrupt (0); /* Attach INT0 */
    TCON |= 0x01; /* Use edge-triggered */
    while (1) { /* endless loop */
        os_wait (K_INT, 0xff, 0); /* Wait for interrupt */
        if (phaseno > 3) { /* phaseno = 4..7 */
            if (!cardetected2 && !keypressed1 && !cardetected1) {
                os_send_signal (LIGHTS); /* send signal to 'lights' */
            }
        }
        cardetected1 = 1;
    }
}

void car_det2 (void) _task_ CAR_DET2 {
    os_attach_interrupt (2); /* Attach INT1 */
    TCON |= 0x04; /* Use edge-triggered */
    while (1) { /* endless loop */
        os_wait (K_INT, 0xff, 0); /* Wait for interrupt */
        if (phaseno < 4) { /* phaseno = 0..3 */
            if (!cardetected1 && !keypressed2 && !cardetected2) {
                os_send_signal (LIGHTS); /* send signal to 'lights' */
            }
        }
        cardetected2 = 1;
    }
}

MAIN : Start the system
void main(void)
{
    os_start_system (INIT);    /* start the first task */
}

SERIAL.C

 /**************************************************************************/
/* SERIAL.C: Interrupt Controlled Serial Interface for RTX-51 */
/**************************************************************************/  
#pragma CODE DEBUG OBJECTEXTEND
#include <reg52.h> /* special function register 8052 */
#include <rtx51.h> /* RTX-51 functions & defines */
define OLEN 8 /* size of serial transmission buffer */
unsigned char ostart; /* transmission buffer start index */
unsigned char oend; /* transmission buffer end index */
idata char outbuf[OLEN]; /* storage for transmission buffer */
unsigned char otask = 0xff; /* task number of output task */
define ILEN 8 /* size of serial receiving buffer */
unsigned char istart; /* receiving buffer start index */
unsigned char iend; /* receiving buffer end index */
idata char inbuf[ILEN]; /* storage for receiving buffer */
unsigned char itask = 0xff; /* task number of output task */
define CTRL_Q 0x11 /* Control+Q character code */
define CTRL_S 0x13 /* Control+S character code */
bit sendfull; /* flag: marks transmit buffer full */
bit sendactive; /* flag: marks transmitter active */
bit sendstop; /* flag: marks XOFF character */
/**************************************************************************/
/* putbuf: write a character to SBUF or transmission buffer */
/**************************************************************************/
putbuf (char c) {
    if (!sendfull) { /* transmit only if buffer not full */
        if (!sendactive && !sendstop) /* if transmitter not active: */
            sendactive = 1; /* transfer the first character direct */
            SBUF = c; /* to SBUF to start transmission */
    }
    else { /* otherwise: */
        outbuf[oend++ & (OLEN-1)] = c; /* transfer char to transm. buffer */
        if (((oend ^ ostart) & (OLEN-1)) == 0) sendfull = 1;
        /* set flag if buffer is full */
    }
}

/**************************************************************************/
/* putchar: interrupt controlled putchar function */
/**************************************************************************/
char putchar (char c) {
if (c == '\n') { /* expand new line character: */
    while (sendfull) { /* wait for transmission buffer empty */
        otask = os_running_task_id (); /* set output task number */
        os_wait (K_SIG, 0, 0); /* RTX-51 call: wait for signal */
        otask = 0xff; /* clear output task number */
    }
    putbuf (0x0D); /* send CR before LF for new line */
}
while (sendfull) { /* wait for transmission buffer empty */
    otask = os_running_task_id (); /* set output task number */
    os_wait (K_SIG, 0, 0); /* RTX-51 call: wait for signal */
    otask = 0xff; /* clear output task number */
}
putbuf (c); /* send character */
return (c); /* return character: ANSI requirement */
}

/**************************************************************/
/* _getkey: interrupt controlled _getkey */
/**************************************************************/
char _getkey (void) {
    while (iend == istart) {
        itask = os_running_task_id (); /* set input task number */
        os_wait (K_SIG, 0, 0); /* RTX-51 call: wait for signal */
        itask = 0xff; /* clear input task number */
    }
    return (inbuf[istart++ & (ILEN-1)]);
}

/**************************************************************/
/* serial: serial receiver / transmitter interrupt */
/**************************************************************/
serial () interrupt 4 using 1 { /* use registerbank 1 for interrupt */
    unsigned char c;
    bit start_trans = 0;

    if (RI) { /* if receiver interrupt */
        c = SBUF; /* read character */
        RI = 0; /* clear interrupt request flag */
        switch (c) { /* process character */
            case CTRL_S: /* if Control+S stop transmission */
                sendstop = 1;
                break;
            case CTRL_Q: /* if Control+Q start transmission */
                start_trans = sendstop;
                sendstop = 0;
                break;
            default: /* read all other characters into inbuf*/
                if (istart + ILEN != iend) { /* if task waiting: signal ready */
                    inbuf[iend++ & (ILEN-1)] = c;
                }
            /* if task waiting: signal ready */
                if (itask != 0xFF) isr_send_signal (itask);
                break;
        }
    }
    if (TI || start_trans) { /* if transmitter interrupt */
        TI = 0; /* clear interrupt request flag */
    }
}
if (ostart != oend) { /* if characters in buffer and */
    if (!sendstop) { /* if not Control+S received */
        SBUF = outbuf[ostart++ & (OLEN-1)]; /* transmit character */
        sendfull = 0; /* clear 'sendfull' flag */
        /* if task waiting: signal ready */
        if (otask != 0xFF) isr_send_signal (otask);
    }
    else sendactive = 0; /* if all transmitted clear 'sendactive*/
}

GETLINE.C

#include <stdio.h>
#define CNTLQ 0x11
#define CNTLS 0x13
#define DEL 0x7F
#define BACKSPACE 0x08
#define CR 0x0D
#define LF 0x0A

void getline (char idata *line, unsigned char n) {
    unsigned char cnt = 0;
    char c;
    do {
        if ((c = _getkey ()) == CR) c = LF; /* read character */
        if (c == BACKSPACE || c == DEL) { /* process backspace */
            if (cnt != 0) {
                cnt--;
                line--;
                putchar (0x08);
                putchar (' ');
                putchar (0x08);
            }
        }
    }
}
else if (c != CNTLQ && c != CNTLS) /* ignore Control S/Q */
    putchar (*line = c); /* echo and store character */
    line++; /* increment line pointer */
    cnt++; /* and count */
} while (cnt < n-1 && c != LF); /* check limit and line feed */
    *line = 0; /* mark end of string */
}

Compiling and Linking TRAFFIC2

The project file TRAFFIC2.UV2 contains all settings to compile, link and run the example under µVision2.

Testing and Debugging TRAFFIC2

The µVision2 debugger is started automatically upon completion of the link step. It starts up using an initialization file (SIMULATOR.INI). This file defines functions for the pedestrian buttons, configures the toolbox window and starts the TRAFFIC2 application.

When the µVision2 debugger starts executing TRAFFIC2, the serial window will display the following text:

```
+******* TRAFFIC LIGHT CONTROLLER using C51 and RTX-51 ********+
| This program is a simple Traffic Light Controller. Between |
| start time and end time the system controls a traffic light |
| with pedestrian self-service and approaching car detection. |
| Outside of this time range the yellow caution lamp is blink- |
| ing. |
| command | syntax | function |
| Display   | D      | display times |
| Time      | T hh:mm:ss | set clock time |
| Start     | S hh:mm:ss | set start time |
| End       | E hh:mm:ss | set end time |
```

Command:

TRAFFIC2 waits for you to enter a command. Type \texttt{d} and press the ENTER key. This will display the current time and the start and end time range for the traffic light.

For example:

<table>
<thead>
<tr>
<th>Start Time: 07:30:00</th>
<th>End Time: 18:30:00</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock Time: 12:00:11</td>
<td>type ESC to abort</td>
</tr>
</tbody>
</table>
As the program runs, you can watch the red, yellow, and green lamps of the traffic light change (the menu option ‘View – Periodic Window Update’ has to be activated). The pedestrian buttons and the car detectors are simulated by buttons in the toolbox window. Press for example the ‘Pedestrian Button 1’ to see the traffic light switch to RED and the WALK light switch to on.
Glossary

A51
The command used to assemble programs using the A51 Macro Assembler.

argument
The value that is passed to macro or function.

(a)synchronous
In connection with real-time operating systems, the terms synchronous/asynchronous are used to differentiate the type and way how a certain program section is to be activated.
The synchronous entry in a program section always occurs the same way under exactly definable circumstances (data values, state of CPU registers). This means, individual program sections are always completely processed before other program sections are executed. This guarantees data consistency (in the case of correct program design).
The asynchronous entry occurs at a point in time which is not exactly known (by an interrupt in a single-processor system), whereby no guarantee can be made for the complete execution of individual program sections (without additional measures being taken).

application
These are programs or program sections written by the user of RTX-51.

ISR (Interrupt Service Routine)
This designates a processor which is jumped to in the fastest way when an interrupt occurs (direct via interrupt vector). It is executed for each interrupt from the start of the function up to the end. It runs asynchronous to the operating system and may only call a restricted set of system functions (self synchronized).

multitasking
Software system allowing several independent program sections to be executed virtually in parallel.

parameter
The value that is passed to a macro or function.

pointer
A variable that contains the address of another variable, function, or memory area.
preemption
If an event (e.g., interrupt, occurring message or signal, etc.) occurs which a task has waited for (this having a higher execution priority than the currently running task), this triggers a task switching. This means, the running task is preempted.

real-time
Real-time describes software whose functional requirement is restricted to certain time limits.

stack
An area of memory, indirectly accessed by a stack pointer, that shrinks and expands dynamically as items are pushed onto the stack and popped off of the stack. Items in the stack are removed on a LIFO (last-in, first-out) basis.

system
Used instead of RTX-51 Real-Time Operating System. This designates program sections of RTX-51.

task
Independent section of an entire program. Several tasks execute quasi parallel in a multitasking system. The operating system allocates the processor time to the individual tasks. The relevance of the individual tasks is controlled by priorities.

task interrupts
These are all interrupts which are served via the system interrupt handler. Non-task interrupts are those types of interrupts which use a private interrupt handler (C51 interrupt function → ISR).

task context
This is to be understood as all types of information which must be stored during a task switching so that this task can be continued at the same position at a later time. Depending on which time a task is to be stopped in its execution (by a task switching), the task context can be of various complexity.

task suspended
Understood as a task switching with limited marginal conditions. If a task is suspended so that another task can execute, then suspended task must first be reactivated in the next task switching. Suspended tasks represent an especially efficient form of task switching.
**task switching**
Procedure which stops a running task, stores it in a form that it can be continued later at the same position and reactivates another task which is stored in the same way.

**time-out**
If a task is waiting for an event (e.g., interrupt, message from mailbox or signal), it is often desired to reactive a task, despite this, after completion of a certain time (in the case this event does not occur). This time limit is referred to as a time-out. Similar to this, activating of a task after completion of a set time is referred to as a time-out (time-out event is perhaps more exact).
Index

(a)synchronous, defined • 236

A
A51 • 9
A51, defined • 236
application, defined • 236
argument, defined • 236

B
Banked Linker • 219
Basic CAN • 118
BBM • 202
BBM_RTX.H • 217
BBM_TID • 204
BBS • 202
BBS_RTX.H • 217
BBS_TID • 204
BEM • 201
Bit Time • 160
Bitbus Release 2 • 207
BL51 • 9, 219
BTL Cycles • 160
Bus Timing • 158

C
C51 • 9
Code Bankswitching • 31
Floating-Point Operations • 28
Memory Model • 27
Reentrant Functions • 28
Register Bank • 29
Runtime Library • 29
Special Library • 30
C51 Support • 27
CAN Interface
can_def_obj • 129, 131
can_get_status • 153
can_hw_init • 124
can_read • 151
can_receive • 139
can_request • 149
can_start • 134
can_stop • 133
can_task_create • 123
can_unbind_obj • 144
O
Object Identifier • 129, 131
Object Memory
  Size of • 129
  Size of • 131
Outstanding Responses • 215

P
parameter, defined • 236
PLM51.LIB • 216
pointer, defined • 236
preemption, defined • 237
Program Example • 219

R
RAC Commands • 214
Read Message • 24
real-time, defined • 237
reentrant functions • 107
reentrant stack • 108
Remote Frames • 129
Resynchronization • 161
RTX-51
  Bitbus Task • 202
  CAN-Task • 118
  Fast Tasks • 143
  Priority Rules • 143
RTX-51 Functions • 33
  Include Files • 34
  isr_recv_message • 73
  isr_send_message • 72
  isr_send_signal • 67
Name Conventions • 33
  oi_reset_int_masks • 56
  oi_set_int_masks • 54
os_check_mailbox • 93
os_check_mailboxes • 91
os_check_pool • 99
os_check_semaphore • 97
os_check_semaphores • 95
os_check_task • 89
os_check_tasks • 87
os_clear_signal • 86
os_create_pool • 78
  os_create_task • 40
  os_delete_task • 42
  os_detach_interrupt • 48
  os_disable_isr • 52
  os_enable_isr • 50
  os_free_block • 82
  os_get_block • 80
  os_running_task_id • 43
  os_send_message • 70
  os_send_signal • 65
  os_send_token • 75
  os_set_slice • 85
  os_start_system • 38
  os_wait • 59
Return Values • 34
RTX51.LIB • 219
RTXCAN.H • 120
RTXCONF.A51 • 101, 108
RTXSETUP.INC • 108

S
Sampling Point • 161, 163
SDLC • 202
Semaphore • 24
  Functions • 75
  Overview • 74
  Send Token • 25
Send Message • 23
Sequence Error • 215
Serial Interrupt • 204
Signal
  Clear • 22
  Functions • 65
  Overview • 64
  Send • 22
  Wait for • 21
Signals • 21
Sleep Mode • 125
Software Requirements • 9
Stack • 206
Stack Requirements • 156
stack, defined • 237
System Clock
  Function • 85
  Overview • 84
System Functions • 33
System Variables
  bbm_en_sig_to_app • 203
  bbm_en_sig_to_drv • 203
  bbm_rx_buf • 203
  bbm_rx_tid • 204
  bbs_en_sig_to_app • 203
  bbs_en_sig_to_drv • 203
  bbs_rx_buf • 203
  bbs_rx_tid • 204
  tx_buffer • 203
  system, defined • 237

T
Task
  Classes • 13
  Communication • 21
  Declaration • 15
  Layouts • 16
  Management • 40
  Number • 15
  Priority • 11, 15
  Register bank • 15
  Return value • 15
  Signals • 21
  States • 11
  Switching • 12
  task context, defined • 237
  task interrupts, defined • 237
  Task Management • 11
  task stack • 106
  task suspended, defined • 237
  task switching, defined • 238
  task, defined • 237
  time-out, defined • 238
  TRAFFIC2 • 219

W
Wait Function • 59