

Maxim > Design Support > Technical Documents > Application Notes > Microcontrollers > APP 712

Keywords: DS80C400, ethernet drivers, ethernet controller, TCP/IP router, source code, MII, MAC, PHY, ethernet driver, special function register, SFR, control status register, CSR, MAC address, high speed microcontroller, micros

APPLICATION NOTE 712 DS80C400 Ethernet Drivers

Jun 06, 2003

Abstract: The DS80C400 high-speed microcontroller has a built-in Ethernet media-access controller (MAC) with an industry-standard media independent interface (MII). This application note presents design considerations and fully tested example assembly code for an Ethernet interrupt handler, and code for sending and receiving Ethernet packets. Using these routines, you can develop custom applications such as TCP/IP routers.

Introduction

The DS80C400 high-speed microcontroller has a built-in Ethernet media-access controller (MAC) with an industry-standard media independent interface (MII). Please refer to the *High-Speed Microcontroller User's Guide:* DS80C400 Supplement and the DS80C400 data sheet for details.

This application note presents design considerations and fully tested example assembly code for an Ethernet interrupt handler, and code for sending and receiving Ethernet packets. Using these routines, you can develop custom application such as TCP/IP routers. Full source code and the header files defining the symbolic constants can be found on the Dallas Semiconductor ftp site at http://files.maximintegrated.com/microcontroller/mxtni/ds80c400/ethdriver/.



Figure 1. DS80C400 Ethernet Buffer.

The DS80C400 MAC Hardware

Ethernet Buffer Memory

The DS80C400 communicates with the network via a set of special function registers (SFRs) and 8kB of dual port buffer memory. The buffer memory is divided into the receive and send memory and can be addressed in blocks of 256 bytes ("pages"). The receive pages are organized in a circular fashion, managed by the DS80C400 hardware. The send buffer is managed by the user's application.

The location for the Ethernet buffer is usually address <code>OFFE000h</code> (default configuration established by ROM loader), assigned to the constant <code>ETH_RECEIVE_BUFFER</code>.

Ethernet Control Status Registers

The primitives ReadCSR and WriteCSR are used to read and write the DS80C400 Ethernet control status registers (CSRs). Note that the example code does not save the processor registers across function calls. When using this code, ensure that you don't destroy the processor state (this is especially important when using interrupt driven data transfer).

Read CSR

ReadCSR reads a control status register.

;* ;* Function Name: ETH_ReadCSR ; * ;* Description: Read from specified register. ; * ;* Input(s): a -> register address ;* ;* Outputs(s): r3:r2:r1:r0 -> 32 bit register byte value ;* ETH ReadCSR: eie push eie.5 csra, a clr mov ; Load CSRA SFR with the LSB of the ; 16-bit address of the targeted CSR anl bcuc, #0f0h ; Clear BCUC command bits bcuc, #BCU_READ_CSR ; Write read CSR orl command to BCUC SFR push acc eth_readcsr_busy: in BCUC SFR is reset ; Wait until Busy bit a, bcuc mov ; Move to acc since BCUC is not bit cap. acc.7, eth_readcsr_busy jb acc pop r3, csrd ; Read CSRD SFR for mov MSB of 32 bit data r2, csrd mov r1, csrd r0, csrd mov ; LSB mov eie pop ret

Listing 1. ReadCSR Reads a Control Status Register

Note that this code saves, disables, and restores the Ethernet activity interrupt enable (eie.5) to make sure that a write to the CSR is not interrupted by an Ethernet activity interrupt. The definition for the bcuc, csrd and csra SFRs can be found in the include file ds80c400.inc. Constant values such as BCUC_READ_CSR are defined in eth400.inc.

Write CSR

The WriteCSR function writes a 32 bit value to a control status register.

```
;*
ETH WriteCSR:
      push
             eie
      clr
             eie.5
             csrd, r3
                                          ; Write CSRD SFR for MSB of
      mov
32 bit data
            csrd, r2
      mov
            csrd, r1
csrd, r0
      mov
                                          ; LSB
      mov
      mov
             csra, a
                                         ; Load CSRA SFR with the LSB
of the
                                         ; 16-bit address of the
targeted CSR
                                         ; Clear bcuc command bits 0-3
      anl
             bcuc, #0f0h
             bcuc, #BCU_WRITE_CSR
      orl
                                         ; Write write CSR command to
bcuc SFR
             acc
      push
eth_writecsr_busy:
                                         ; Wait until Busy bit in BCUC
SFR is reset
             a, bcuc
      mov
       jb
                    acc.7, eth_writecsr_busy
             acc
      qoq
      pop
             eie
ret
```

Listing 2. WriteCSR Writes a Control Status Register

Initialization

MAC Address

In order to use the DS80C400 on the network, a globally unique MAC address needs to be programmed into the device. The MAC address can either be acquired from the DS2502-E48 MAC address 1-Wire® part (Dallas Semiconductor has registered a range of ready-to-go MAC addresses in order to simplify building embedded devices) or from another IEEE® registered source.

Very important: Under NO circumstances select a random MAC address or the address of another existing device. MAC addresses are globally unique and network stability depends on well behaved devices!

```
; *
;* Function Name: ETH LoadEthernetAddress
;*
;* Description: Load the 48 bit ethernet address into the controller.
; *
;* Input(s): dptr0 -> pointer to the Ethernet address (big-endian)
; for example 00 60 01 02 03 04
;*
;* Outputs(s): N/A
;*
ETH LoadEthernetAddress:
     movx a, @dptr
mov r0, a
          dptr
     inc
          a, @dptr
r1, a
     movx
     mov
         dptr
a, @dptr
r2, a
     inc
     movx
     mov
```

inc	dptr
movx	a, @dptr
mov	r3, a
inc	dptr
mov	a, #CSR_MAC_LO
acall	ETH_WriteCSR
movx mov movx mov clr mov mov	a, @dptr r0, a dptr a, @dptr r1, a a r2, a r3, a
mov acall ret	a, #CSR_MAC_HI ETH_WriteCSR

Listing 3. LoadEthernetAddress Loads the MAC Address into the DS80C400

Note that two CSR writes are required to fully load the 6-byte Ethernet MAC address. Since this code is only called during initialization, it is not protected against Ethernet activity interrupts.

Initializing the Ethernet MAC further requires configuration of the partition between receive buffer (incoming packets) and send buffer (outgoing packets). Figure 1 shows this partition between page n-1 and page n.

To simplify code and avoid dropping inbound packets, most applications will benefit from partitioning the buffer memory in a fashion that reserves most of the pages for inbound packets and only allocates enough pages for one outbound packet. The reason for this is that Ethernet is a shared medium and—even in switched networks—only a fraction of incoming packets are of interest to an application. Therefore, we define the constants ETH_TRANSMIT_PAGE to 17h and ETH_SEND_BUFFER to ETH_RECEIVE_BUFFER + 17h x 256.

Constant	Value
ETH_TRANSMIT_PAGE	17h
ETH_SEND_BUFFER	0FFF700h

The following code first disables the transmitter and then initializes the DS80C400 buffer memory to select the 23:9 receive:send partition. The code then sets the half/full duplex status (this status can be acquired from the MII, see below) and enables the transmitter.

Enabling the Transceiver

;* ETH EnableTransceiver: push eie clr eie.5 ; First, disable transmitter and receiver (full duplex bit is ; not settable if they are on) clr а r3, a mov r2, a r1, a mov mov r0, a a, #CSR_MAC_CTRL ETH_WriteCSR mov mov acall ; Set Ethernet buffer sizes TIMEDACCESS ebs, #ETH_TRANSMIT_PAGE ; Also clears the flush mov filter failed bit mov r3, #00h mov dptr, #ETH_DUPLEX_STATUS ; Select non-byte swap mode a, @dptr movx ; Move bit to position 4 swap a (20:F) jnz eth et fullduplex ; Disable receive own orl a, #80h (23:DRO) eth_et_fullduplex: orl a, #08h ; Pass all multicast (19:PM) - OPTIONAL r2, a ; Set duplex mode according mov to PHY detection ; Perfect filtering of r1, #10h mov multicast, ; late collision control, no auto pad strip r0, #0ch ; Block-off limit 10, no mov deferral check, ; enable transmitter and receiver mov a, #CSR_MAC_CTRL ETH WriteCSR acall eie pop ret

Listing 4. EnableTransceiver Partitions the Buffer Memory and Enables the Transceiver

Note that this code assumes the duplex status information is stored at location ETH_DUPLEX_STATUS in MOVX memory.

Flushing the Buffer

Next, the Ethernet buffer is flushed to ensure clean startup.

anl	bcuc,	#0f0h	;	Clear	bcuc co	ommand b:	its		
orl	bcuc,	#BCU_INV_CURR	;	Write	release	command	to.	bcuc	SFR
ret									

Listing 5. Flush Flushes the Receive Buffer

Sending and Receiving

Sending a Packet

To send a packet, the user's application must first place the packet data in the Ethernet send buffer. If a previous packet was placed at the same address, the application must wait for the transmit to be complete before modifying the buffer memory.

Note that the first four bytes of the send buffer are reserved for the send status word. The first byte that will be transmitted is at location ETH_SEND_BUFFER+4.

```
;*
;* Function Name: ETH_Transmit
;*
;* Description: Transmit the raw Ethernet packet currently in the
;* Ethernet send buffer
; *
;* Input(s): r5:r4 = total packet length in bytes
;*
;* Outputs(s): N/A
;*
ETH Transmit:
       ; Ethernet frame is in transmit buffer (Starting at
; page offset = 4). Byte count is in r5:r4
       ; Load MSB of byte count to bcud SFR
             bcud,
                   r5
       mov
       ; Load LSB of byte count to bcud SFR
            bcud, r4
      mov
       ; Load starting page address to bcud SFR
             bcud, #ETH_TRANSMIT_PAGE
      mov
       ; XXX Set transmit in progress flag in your software here
       ; XXX so you can avoid interrupting a transmit in progress.
       ; XXX e.g.: setb ds400_xmit
       ; Write transmit request to bcuc SFR
      anl
           bcuc, #0f0h
                                         ; Clear bcuc command bits
             bcuc, #BCU_XMIT
      orl
                                          ; Write transmit command to
bcuc SFR
       ret
```

Listing 6. Transmit Sends a Packet Onto the Network

Receiving a Packet

When a packet is received (usually indicated by an interrupt, see below), the user code needs to unload the packet from the Ethernet buffer memory and then release the buffer memory, unlike the send buffer, which is managed by the user, the receive buffer is managed by the DS80C400.

Unloading the Packet Data

Note that a received packet can span several pages in the receive buffer and it can wrap from the last page in the receive buffer to the first page in the receive buffer. Ensure that your packet copy routine properly handles this case.

```
;*
;* Function Name: ETH Receive
; *
;* Description: Start unloading the last packet from the
;* Ethernet controller.
;*
;* Input(s): N/A
;*
;* Outputs(s): N/A
; *
ETH Receive:
       ; Get location of buffer and set dptr0 accordingly
           a, bcud
a, #1fh
       mov
       anl
                                                            ; we are not
interested in the page count
                                                            ; so now a
contains the starting page number
                                                            ; (1 page is
256 bytes)
             dptr, #ETH_RECEIVE_BUFFER
                                                           ; receive
       mov
buffer starting address
                                                            ; "multiply"
             b, a
       mov
page by 256 to get byte count
       clr
              а
       acall
                                                           ; and add it
              Add Dptr0 16
to receive buffer starting address
; dptr0 now points to the receive status word of the packet
              a, @dptr
       movx
       inc
              dptr
                                                            ; save LSB of
       mov
              r2, a
frame length
       movx
              a, @dptr
              dptr
       inc
                                                            ; save this
       mov
              r3, a
; check runt frame, watchdog time-out
anl a, #(80h or 40h)
              eth_ueh_release
       jnz
       mov
              a, r3
                                                            ; restore and
get frame length
       anl
              a, #3fh
              r3, a
                                                            ; save HSB of
       mov
frame length
              a, @dptr
       movx
       inc
              dptr
       ; check CRC error, MII error, collision seen, frame too long
       anl a, #(20h or 08h or 02h or 01h)
              eth_ueh_release
       jnz
       movx
              a, @dptr
                                                            ; MSB of
status word
       ; check for length error, control frame, unsupported ctrl frame
       ; missed frame
             b, a
       mov
```

```
anl a, #(80h or 20h or 04h or 02h or 01h)
jnz eth_ueh_release ; bad bad bad
frame!

mov a, b
anl a, #40h
filter match
jz eth_ueh_release
; XXX Copy the packet into your buffer here.
; XXX r3:r2 contain the length of the packet,
; XXX dptr0 points to the beginning of the data.
; XXX Note that the buffer can wrap!
eth_ueh_release:
    ret
```

Listing 7. Receive Receives a Packet from the Network

Releasing the Buffer

After processing an incoming packet, the user code needs to release the buffer memory in the Ethernet receive buffer.

```
;*
;* Function Name: ETH Release
;*
;* Description: Release resources.
; *
;* Input(s): N/A
; *
;* Outputs(s): N/A
; *
ETH Release:
         bcuc, #0f0h; Clear bcuc command bitsbcuc, #BCU_INV_CURR; Write release command to
     anl
     orl
bcuc SFR
     ret
```

Listing 8. Release Releases a Packet from the Receive Buffer

Interrupt Driven Operation

Instead of polling the bit flags in the bcuc SFR, an application should use the Ethernet activity interrupt for better performance. There is one interrupt handler for both receive and transmit complete interrupts. The Ethernet activity interrupt calls location 000073h. Since there are only 8 bytes per interrupt, we suggest installing a long jump to the actual function:

```
org 73h
ljmp ETH_ProcessInterrupt
```

Processing Interrupts

The following code handles both receive and transmit complete interrupts.

```
;*
;* Input(s): N/A
;*
;* Outputs(s): N/A
;*
;* Destroyed: Nothing.
                         ******
;***************
ETH ProcessInterrupt:
        push acc
        mov
                 a, bcuc
                                                              ; Received data?
        anl
                 a, #rif
                eth_pi_no_receive
         jz
         ; XXX Call your receive packet handler here.
; XXX Ensure it saves and restores all registers!
         ; XXX E.g.: acall ETH_ProcessPacket
eth_pi_no_receive:
                 a, bcuc
        mov
                 a, #tif
        anl
                 eth_pi_exit
         iz
                                                              ; Transmitted data?
         ; XXX If you keep track of a send in progress, here's the place
; XXX to clear the flag.
         ; XXX E.g.: clr ds400_xmit
         anl bcuc, #(not(tif) and 0f0h) ; and NOOP co
; XXX If you keep transmit queue, send next packet from queue
                                                              ; and NOOP command
         anl
         ; XXX E.g.: acall ETH SendNextFromQueue
eth_pi_exit:
        pop
                 acc
        reti
```

```
Listing 9. ProcessInterrupt Handles Ethernet Activity Interrupts
```

Enabling Interrupts

```
Finally, after enabling the Ethernet interrupt, the DS80C400 is ready to
receive and send packets.
;**
                        * * * * *
;*
;* Function Name: ETH_EnableInterrupts
; *
;* Description: Enable Ethernet transmit/receive interrupts.
;*
;*
;* Input(s):
;*
;* Outputs(s):
; *
;* Destroyed:
          ; * *
ETH EnableInterrupts:
      ; XXX If you keep track of transmits in progress, clear
       ; XXX the flag here.
      ; XXX E.g.: clr ds400_xmit
             bcuc, #(not(rif or tif) and 0f0h) ; Clear interrupt
      anl
flags
                                                ; Enable Ethernet
      setb
             eie.5
activity interrupt
                                                ; Set network
      clr
            eaip
interrupt priority low
      ret
```

```
Listing 10. EnableInterrupts Enables the Ethernet Activity Interrupt
```

Media Independent Interface (MII)

The Media Independent Interface (MII) defines I/O lines that allow the DS80C400 to communicate with

the physical layer interface (PHY). Even though many PHYs have a vendor-specific command set, there are common commands that most PHYs share, defined in the IEEE Std. 802.3. Communications with a PHY can be used to query a PHY for its auto negotiation and duplex state, and to isolate and "un-isolate" PHYs (in the case of multiple PHYs) and reconfigure a PHY.

The MII on the DS80C400 is accessed through CSR registers. The following routines read and write an MII register in a given PHY.

Read MII Register

```
;*
;* Function Name: ETH_ReadMII
;*
;* Description: Read MII register
;*
;* Input(s): a -> register number, b -> PHY number
;*
;* Outputs(s): r1:r0 -> contents of MII register
; >
;* Notes: MII address Register (14h):
;* 31-16 -- reserved
;* 15-11 -- PHY address
;* 10-6 -- MII register
;* 5-2 -- reserved
;* 1 -- MII write
;* 0 -- MII busy
;*
ETH_ReadMII:
              eie
       push
              eie.5
       clr
       mov r7, a
; Wait until MII is not busy
       mov
                                   ; Save register number
eth_rmii_busy:
       mov
              a, #CSR MII ADDR
       acall
            ETH_ReadCSR
       mov
              a, r0
                     acc.0, eth rmii busy
       jb
       clr
              а
              r3, a
                                    ; Reserved - always clear
       mov
             r2, a
       mov
              a, r7
                                    ; Restore register number
       mov
       rr
                     а
                                   ; And shift to pos 10:8
       rr
                     а
             r7, a
a, #07h
                                    ; Save result of shift
       mov
                                    ; Select bits 0:2
       anl
             rl, a
       mov
             a, b
                                    ; Load PHY address
       mov
             a, #1fh
       anl
       rl
                     а
       rl
                     а
       rl
                                   ; shift to 7:3
                     а
              a, r1
       orl
       mov
              r1, a
              a, r7
                                   ; Restore result of shift
       mov
             a, #0c0h
                                   ; Select bits 7:6
       anl
       mov
             r0, a
             a, #CSR_MII_ADDR
       mov
       acall ETH_WriteCSR
```

```
; Wait until MII is not busy
eth_rmii_busy2:
                 a, #CSR MII ADDR
        mov
              ETH_ReadCSR
        acall
        mov
              a, r0
                         acc.0, eth_rmii_busy2
        jb
        ; Read MII data register
                a, #CSR_MII_DATA
ETH_ReadCSR
        mov
        acall
        pop
                eie
        ret
```

Listing 11. ReadMII Reads an MII Register from a Given PHY

Write MII Register

```
; *
;* Function Name: ETH WriteMII
;*
;* Description: Write MII register
;*
;* Input(s): a -> register number, b -> PHY number, r1:r0 -> data
;*
;* Outputs(s): N/A
; *
ETH_WriteMII:
       push
              eie
             eie.5
       clr
              0
                            ; Save r1 and r0
       push
       push
              1
       mov r7, a ; Sar
; Wait until MII is not busy
                             ; Save register number
eth_wmii_busy:
       mov
              a, #CSR_MII_ADDR
       acall
             ETH_ReadCSR
       mov
              a, r0
                     acc.0, eth_wmii_busy
       jb
       pop
              1
              0
       pop
       clr
              а
              r3, a
r2, a
                        ; Reserved - always clear
       mov
       mov
       ; Write MII data register mov a, #CSR_MII_DATA
       mov
             ETH WriteCSR
       acall
       mov
              a, r7
                             ; Restore register number
       rr
                     а
       rr
                             ; And shift to pos 0:2
                     а
                             ; Save result of shift
; Select bits 0:2
              r7, a
a, #07h
       mov
       anl
             r1, a
a, b
a, #1fh
       mov
                             ; Load PHY address
       mov
       anl
       rl
                     а
       rl
                      а
       rl
                          ; shift to 7:3
                      а
```

```
orl a, r1
mov r1, a

mov a, r7 ; Restore result of shift
anl a, #0c0h ; Select bits 7:6
orl a, #2 ; Select write bit :1:
mov r0, a

mov a, #CSR_MII_ADDR
acall ETH_WriteCSR
pop eie
ret
```

Listing 12. WriteMII Writes an MII Register to a Given PHY

MII Example

The following code reads the MII status register of a PHY:

mov b, #0
mov a, #MII_STATUS
acall ETH_ReadMII

Related Parts

DS80C400

Network Microcontroller

Free Samples

More Information

For Technical Support: http://www.maximintegrated.com/support For Samples: http://www.maximintegrated.com/samples Other Questions and Comments: http://www.maximintegrated.com/contact

Application Note 712: http://www.maximintegrated.com/an712 APPLICATION NOTE 712, AN712, AN 712, APP712, Appnote712, Appnote 712 © 2013 Maxim Integrated Products, Inc. Additional Legal Notices: http://www.maximintegrated.com/legal